


Datasheet

USB 3.1 10G Data Switch with USB Type-C CC Detection Interface

- VL160 Type-C Switch (CC Mode)
- VL161 Single Switch Only (Bypass Mode)



VIA Labs, Inc.

www.via-labs.com

7F, 529-1, Zhongzheng Rd.,

Xindian District, New Taipei City 231 Taiwan

Tel: (886-2) 2218-1838

Fax: (886-2) 2218-8924

Email: sales@via-labs.com.tw



Revision History

Revision No.	Draft Date	History	Initial
0.50	Oct. 08. 2015	Preliminary Release	TH





Contents

Product Feature	4 -
Block Diagram	
Pinout	6 -
Pin List	- 8 -
Pin Descriptions	9 -
Application Diagram	- 11 -
	- 13 -
Reflow Profile	- 14 -
Package Mechanical Specifications	15 -
Ordering Information	16 -
List of Figures	
Figure 1 - Block Diagram	5 -
Figure 2 - VL160 Pin Diagram (MQFN-28)	6 -

Figure 3 - VL161 Pin Diagram (MQFN-28) - 7 - Figure 4 - Reflow - 14 - Figure 5 - Mechanical Specification - 15 -



Product Feature

USB 3.1 10G Data Switch with USB Type-C CC Detection Interface

VL160: Type-C Switch (CC Mode)

VL161: Single Switch Only (Bypass Mode)

- 4:2 10Gbps USB Type-C Data Switch
- Support up to 10 Gbps
- 2 Differential Channel, 2:1 MUX/DeMUX
- Compatible with 10 Gbps USB3.1 Gen2
- Low power consumption with 0.5mA active and 4uW shutdown
- High DC common mode voltage supporting to 2.2V
- 28 pins QFN 3.5x4.5mm package
- ESD > 2KV, CDM > 500V
- MUX
 - Insertion loss: 1.5dB @ 5GHz typ.
 - Return loss: 15dB @ 5GHz typ.
 - Crosstalk Isolation: 30dB @ 5GHz typ.
 - Off Isolation: 15dB @ 5GHz typ.

CC Functional


- Define Role: Device (UFP, default) or Host (DFP)
- Plug Orientation: Flipped or Not, and control Switch SEL
- (UFP) Current Capability Detect: 3.0A, 1.5A, or 0.9A
- (UFP) Rd
- (DFP) Rp (or Ip), Vconn SW if Ra
- (DFP) VBUS_EN to turn on Host VBUS SW

Vconn


- 5V, max Power is 1W, max current is 250mA
- Over current protection



Block Diagram







- 6 -






Figure 3 - VL161 Pin Diagram (MQFN-28)



Pin List

VL160

Pin	Pin Name			
1	CC1			
2	TX1_P			
3	TX1_N			
4	TX2_N			
5	TX2_P			
6	RX1_P			
7	RX1_N			
8	RX2_N			
9	RX2_P			
10	REXT			
11	Vconn_OC			
12	Vconn_UVLO			
13	High_Z CC			
14	Current Setting out <1>			

Pin	Pin Name			
15	Current Setting out <0>			
16	Attached_Status			
17	RX_N			
18	RX_P			
19	GND			
20	TXN			
21	TXP			
22	ORI_STATUS			
23	Current Setting in <1>			
24	Current Setting in <0>			
25	CE			
26	VCC5V			
27	Vconn_5V in			
28	CC2			

VL161

Pin	Pin Name		
1	NC		
2	TX1_P		
3	TX1_N		
4	TX2_N		
5	TX2_P		
6	RX1_P		
7	RX1_N		
8	RX2_N		
9	RX2_P		
10	NC		
11	NC		
12	NC		
13	NC		
14	NC		

Pin	Pin Name	
15	NC	
16	NC	
17	RX_N	
18	RX_P	
19	GND	
20	TXN	
21	TXP	
22	NC	
23	NC	
24	DIR_SEL	
25	CE	
26	VCC5V	
27	NC	
28	NC	



Pin Descriptions

VL160

Pin Name	Pin #	1/0	Description
AI/O	1	AI/O	0~5V analog input
TX1_P	2	High Chood I/O	LICD differential pair
TX1_N	3	High Speed I/O	USB differential pair
TX2_N	4	High Constant (O	LICD differential rain
TX2_P	5	High Speed I/O	USB differential pair
RX1_P	6	11:1-6 17/0	LICE LITE AND A
RX1_N	7	High Speed I/O	USB differential pair
RX2_N	8	11:1-6 17/0	LICE differential units
RX2_P	9	High Speed I/O	USB differential pair
REXT	10		External resister 20.5k 1% connect to GND
Vconn_OC	11	DO	Vconn Over current, 3.3V = Over current
Vconn_UVLO	12	DO	Vconn Under voltage, 3.3V = under voltage
High_Z CC	13	DI	Turn off Rp/Rd on CC1/CC2,
8= 00			OV = Normal mode, 5V = Hi-Z mode (3.3V logic)
Current Setting out <1>	14	DO	11: CC Support 3A
our ent setting out (1)		50	10: CC Support 1.5A
			01: UNDEFINED 00: CC Support Legacy
Current Setting out <0>	15	DO	Reasoning: Easily identify 3A vs 1.5A or Legacy / 1.5A or Legacy using just
			1 pin. If they need to differentiate between 1.5A and 3A, then use 2 pins
Attached_Status	16	DO	Indication for port attached, 3.3V = attached
RX_N	17	High Speed I/O	USB differential pair
RX_P	18		·
GND	19	GND	Ground
TXN	20	High Speed I/O	USB differential pair
TXP	21	g opeca 1, c	oos amerenda pan
ORI_STATUS	22	DO	Orientation status
			0 = TX1/RX1, 3.3V = TX2/RX2 Rp/Rd setting input (3.3V logic)
			00: Ip = 80uA
Current Setting in <1>	23	AI	01: Ip = 180uA
			10: lp = 330uA 11: Rd = 5.1Kohm
			00: Rp = 36Kohm
Current Setting in <0>	24	AI	01: Rp = 12Kohm
current setting in vox	24	AI	10: Rp = 4.7Kohm
			11: Rd = 5.1Kohm
CE	25	DI	Chip Enable (5V = Enable)
VCC5V	26	PWR	VCC5V for controller
VCONN_5V in	27	PWR	5V input for Vconn
CC2	28	AI/O	0~5V analog input




VL161

Pin Name	Pin #	1/0	Description			
NC	1		No connection			
TX1_P	2	High Coast I/O	LICD differential nain			
TX1_N	3	High Speed I/O	USB differential pair			
TX2_N	4	High Care d I/O	LICD differential nain			
TX2_P	5	High Speed I/O	USB differential pair			
RX1_P	6	High Chood I/O	LICD differential nain			
RX1_N	7	High Speed I/O	USB differential pair			
RX2_N	8	High Chood I/O	LICE differential pair			
RX2_P	9	High Speed I/O	USB differential pair			
NC	10		No connection			
NC	11		No connection			
NC	12		No connection			
NC	13		No connection			
NC	14		No connection			
NC	15		No connection			
NC	16		No connection			
RX_N	17	High Chood I/O	USB differential pair			
RX_P	18	High Speed I/O	OSB differential pair			
GND	19	GND	Ground			
TXN	20	High Cood I/O	LICE differential pair			
TXP	21	High Speed I/O	USB differential pair			
NC	22		No connection			
NC	23		No connection			
DIR_SEL	24	AI	BYPASS mode (3.3V logic) (1)DIR_SEL='L', <tx1, rx1=""> output (2)DIR_SEL='H', <stx2, rx2=""> output</stx2,></tx1,>			
CE	25		No connection			
VCC5V	26	PWR	VCC5V for controller			
NC	27		5V input for Vconn			
NC	28		0~5V analog input			




Application Diagram

VL160 (CC Mode) for Cable + Device





VL160 (CC Mode) for Host + Cable or Host only





Electrical Specification

Absolute Maximum Rating

Symbol	Parameter	Min	Max	Unit	Note
T _{STG}	Storage Temperature	-55	125	°C	-
V _{ESD}	Electrostatic Discharge	TBD	TBD	V	Human Body Model
θ_{jc}	Thermal resistance between junction and case	TBD		°C/W	
P _D	Max Power Dissipation	-	TBD	W	

Note: Stress above conditions may cause permanent damage to the device.

Functional operation of this device should be restricted to the conditions described.

Note: About thermal factors, Ta is the concerned ambient temperature, and

 $\theta_{ca} = \theta_{ja} - \theta_{jc}$

 $T_J = \theta_{ja} * P_D + T_a$

 $T_c = \theta_{ca} * P_D + T_a$

Operating Conditions

Symbol	Parameter	Min	Тур.	Max	Unit	Note
VDD	Supply voltage	3.0	3.3	3.6	٧	
TA	Ambient Temperature	-45		85	°C	
Tj	Junction Temperature	0		125	°C	1

Static characteristics:

VDD = $3.3V \pm 10\%$; Tamb = -40° C to $+85^{\circ}$ C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
100	Cupply gurrent	Operation mode				mA
וטט	IDD Supply current	Shutdown mode				mA
VIH	High-level input voltage					V
VIL	Low-level input voltage					V
VI	Input voltage	Differential pins				V
VIC	Common mode input voltage					



Reflow Profile

Follow: IPC/JEDEC J-STD-020 D.1

Condition

Average ramp-up rate (217°C to peak): 1~2°C /sec max.

Preheat: 150~200C, 60~120 seconds


Temperature maintained above 217°C: 60~150 seconds

Time (tp)* within 5 °C of the specified classification temperature (Tc = (260 °C)), (the time above 255 °C) \geq 30 sec.

Peak temperature: 260+5/-0°C Ramp-down rate: 3°C /sec. max.

Time 25°C to peak temperature: 8 minutes max.

Cycle interval: 5 minus





Time (sec)

Figure 4 - Reflow



Package Mechanical Specifications





DETAIL:

Figure 5 - Mechanical Specification



Ordering Information

Part Number	Description	Package Type
VL160	Type-C Switch (CC Mode)	MQFN-28 (3.5x4.5mm)
VL161	Single Switch Only (Bypass mode)	MQFN-28 (3.5x4.5mm)





VIA Labs, Inc.

www.via-labs.com

7F, 529-1, Zhongzheng Rd.,

Xindian District, New Taipei City 231 Taiwan

Tel: (886-2) 2218-1838

Fax: (886-2) 2218-8924

Email: sales@via-labs.com.tw

Copyright © 2015 VIA Labs, Inc. All Rights Reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Labs, Inc. The material in this document is for information only and is subject to change without notice. VIA Labs, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.

All trademarks are the properties of their respective owners.

No license is granted, implied or otherwise, under any patent or patent rights of VIA Labs, Inc. VIA Labs, Inc. makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Labs, Inc. assumes no responsibility for any errors in this document. Furthermore, VIA Labs, Inc. assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.