



SN65HVD3082E, SN75HVD3082E SN65HVD3085E, SH65HVD3088E

SLLS562G -AUGUST 2009-REVISED MAY 2009

www.ti.com

# Low-Power RS-485 Transceivers, Available in a Small MSOP-8 Package

### **FEATURES**

- Available in a Small MSOP-8 Package
- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Low Quiescent Power
  - 0.3 mA Active Mode
  - 1 nA Shutdown Mode
- 1/8 Unit Load—Up to 256 Nodes on a Bus
- Bus-Pin ESD Protection Up to 15 kV
- Industry-Standard SN75176 Footprint
- Failsafe Receiver (Bus Open, Bus Shorted, Bus Idle)
- Glitch–Free Power–Up/Down Bus Inputs and Outputs

### **APPLICATIONS**

- Energy Meter Networks
- Motor Control
- Power Inverters
- Industrial Automation
- Building Automation Networks
- Battery-Powered Applications
- Telecommunications Equipment

### DESCRIPTION

These devices are half-duplex transceivers designed for RS-485 data bus networks. Powered by a 5-V supply, they are fully compliant with TIA/EIA-485A standard. With controlled transition times, these devices are suitable for transmitting data over long twisted-pair cables. SN65HVD3082E SN75HVD3082E devices are optimized for signaling rates up to 200 kbps. SN65HVD3085E is suitable for data transmission up to 1 Mbps, whereas SN65HVD3088E is suitable for applications requiring signaling rates up to 20 Mbps. These devices are designed to operate with very low supply current, typically 0.3 mA, exclusive of the load. When in the inactive shutdown mode, the supply current drops to a few nanoamps, making these devices ideal for power-sensitive applications.

The wide common-mode range and high ESD protection levels of these devices make them suitable for demanding applications such as energy meter networks, electrical inverters, status/command signals across telecom racks, cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. These devices match the industry-standard footprint of SN75176. Power-on reset circuits keep the outputs in a high impedance state until the supply voltage has stabilized. A thermal shutdown function protects the device from damage due to system fault conditions. The SN75HVD3082E is characterized for operation from 0°C to 70°C and SN65HVD308xE are characterized for operation from -40°C to 85°C air temperature.

### **ORDERING INFORMATION:**

_	CIONALINO DATE (Mb		PACKAGE TYPE	
T <sub>A</sub>	SIGNALING RATE (Mbps)	P	D <sup>(1)</sup>	DGK <sup>(2)</sup>
0°C to 70°C	0.2	SN75HVD3082EP Marked as 75HVD3082	SN75HVD3082ED Marked as VN3082	SN75HVD3082EDGK Marked as NWM
	0.2	SN65HVD3082EP Marked as 65HVD3082	SN65HVD3082ED Marked as VP3082	SN65HVD3082EDGK Marked as NWN
-40°C to 85°C	1		SN65HVD3085ED Marked as VP3085	SN65HVD3085EDGK Marked as NWK
	20		SN65HVD3088ED Marked as VP3088	SN65HVD3088EDGK Marked as NWH

<sup>(1)</sup> The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD3082EDR).

<sup>(2)</sup> The DGK package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD3082EDGKR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1) (2)

	UNIT
Supply voltage range, V <sub>CC</sub>	−0.5 V to 7 V
Voltage range at A or B	–9 V to 14 V
Voltage range at any logic pin	-0.3 V to V <sub>CC</sub> + 0.3 V
Receiver output current	-24 mA to 24 mA
Voltage input, transient pulse, A and B, through 100 Ω. See Figure 13	–50 to 50 V
Junction Temperature, T <sub>J</sub>	170°C
Continuous total power dissipation	See the Package Dissipation Table

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **PACKAGE DISSIPATION RATINGS**

PACKAGE	JEDEC BOARD MODEL	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	Low k <sup>(2)</sup>	507 mW	4.82 mW/°C	289 mW	217 mW
D	High k <sup>(3)</sup>	824 mW	7.85 mW/°C	471 mW	353 mW
Р	Low k <sup>(2)</sup>	686 mW	6.53 mW/°C	392 mW	294 mW
DCK	Low k <sup>(2)</sup>	394 mW	3.76 mW/°C	255 mW	169 mW
DGK	High k <sup>(3)</sup>	583 mW	5.55 mW/°C	333 mW	250 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(2)</sup> In accordance with the low-k thermal metric definitions of EIA/JESD51-3

<sup>(3)</sup> In accordance with the high-k thermal metric definitions of EIA/JESD51-7



### **RECOMMENDED OPERATING CONDITIONS(1)**

over operating free-air temperature range unless otherwise noted

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5		5.5	V
Voltage at any bus terminal (separat	rely or common mode) , V <sub>I</sub>	-7		12	V
High-level input voltage (D, DE, or R	E inputs), V <sub>IH</sub>	2		$V_{CC}$	V
Low-level input voltage (D, DE, or $\overline{R}$	E inputs), V <sub>IL</sub>	0		8.0	V
Differential input voltage, V <sub>ID</sub>		-12		12	V
Out	Driver	-60		60	A
Output current, I <sub>O</sub>	Receiver	-8		8	mA
Differential load resistance, R <sub>L</sub>		54	60		Ω
	SN65HVD3082E, SN75HVD3082E			0.2	
Signaling rate, 1/t <sub>UI</sub>	SN65HVD3085E			1	Mbps
	SN65HVD3088E			20	
Operating free air temperature T	SN65HVD3082E, SN65HVD3085E, SN65HVD3088E	-40		85	°C
Operating free–air temperature, T <sub>A</sub>	SN75HVD3082E	0		70	
Junction temperature, T <sub>J</sub> <sup>(2)</sup>		-40		130	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

### **SUPPLY CURRENT**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Driver and receiver enabled	D at V <sub>CC</sub> or open, DE at V <sub>CC</sub> , RE at 0 V, No load		425	900	μΑ
	Driver enabled, receiver disabled	D at V <sub>CC</sub> or open, DE at V <sub>CC</sub> , RE at V <sub>CC</sub> , No load		330	600	μΑ
I <sub>CC</sub>	Receiver enabled, driver disabled	D at V <sub>CC</sub> or open, DE at 0 V, RE at 0 V, No load		300	600	μΑ
	Driver and receiver disabled	D at V <sub>CC</sub> or open, DE at 0 V, RE at V <sub>CC</sub>		0.001	2	μΑ

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

### **ELECTROSTATIC DISCHARGE PROTECTION**

PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup> MAX	UNIT
Human body model	Bus terminals and GND	±15	kV
Human body model (2)	All pins	±4	kV
Charged-device-model (3)	All pins	±1	kV
Electrical Fast Transient/Burst (4)	A, B, and GND	±4	kV

<sup>(1)</sup> All typical values at 25°C.

<sup>(2)</sup> See thermal characteristics table for information on maintenance of this specification for the DGK package.

<sup>(2)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114–A and IEC 60749–26.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.

<sup>4)</sup> Tested in accordance with IEC 61000-4-4.



### **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$\Delta  V_{OD} $ $V_{OC(SS)}$ $\Delta V_{OC(SS)}$		I <sub>O</sub> = 0, No Load	3	4.3		
1\7 1	Differential output voltage	$R_L = 54 \Omega$ , See Figure 1 1.5		2.3		V
IVODI	Differential output voltage	$R_L = 100 \Omega$	2			V
		V <sub>TEST</sub> = -7 V to 12 V, See Figure 2	1.5			
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	See Figure 1 and Figure 2	-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	Con Figure 2	1	2.6	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	See Figure 3	-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 3		500		mV
I <sub>OZ</sub>	High-impedance output current	See receiver input currents				
I <sub>I</sub>	Input current	D, DE	-100		100	μΑ
Ios	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V, See Figure 7	-250		250	mA

<sup>(1)</sup> All typical values are at 25°C and with a 5–V supply.

### **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITI	IONS	MIN	TYP	MAX	UNIT	
	Propagation delay time, low-to-high-level		HVD3082E		700	1300		
t <sub>PLH</sub>	output Propagation delay time, high-to-low-level	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 4	HVD3085E		150	500	ns	
t <sub>PHL</sub>	output	Coo rigate r			12	20		
			HVD3082E	500	900	1500		
t <sub>r</sub> t <sub>f</sub>	Differential output signal rise time Differential output signal fall time	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 4	HVD3085E		200	300	ns	
٦	Differential output signal fail time		HVD3088E		7	15		
			HVD3082E		20	200	ns	
$t_{sk(p)}$	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 4	HVD3085E		5	50		
		Occ rigulo 4	HVD3088E		1.4	2		
	Propagation delay time, high-impedance-to-	$R_1 = 110 \Omega$ , $\overline{RE}$ at 0 V,	HVD3082E		2500	7000		
t <sub>PZH</sub> t <sub>PZL</sub>	high-level output Propagation delay time, high-impedance-to-	See Figure 5 and	HVD3085E		1000	2500	ns	
PZL	low-level output	Figure 6	HVD3088E		13	30		
	Propagation delay time, high-level-to-high-	$R_L = 110 \Omega$ , $\overline{RE}$ at 0 V,	HVD3082E		80	200		
t <sub>PHZ</sub> t <sub>PLZ</sub>	impedance output Propagation delay time, low-level-to-high-	See Figure 5 and	HVD3085E		60	100	ns	
PLZ	impedance output	Figure 6	HVD3088E		12	30		
	Propagation delay time, shutdown-to-high-		HVD3082E		3500	7000		
t <sub>PZH</sub> (SHDN)	level output Propagation delay time, shutdown-to-low-	$R_L = 110 \Omega$ , $\overline{RE}$ at $V_{CC}$ , See Figure 5	HVD3085E		2500	4500	ns	
<sup>t</sup> PZL(SHDN)	level output	occ riguio o	HVD3088E		1600	2600		



### RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input threshold voltage	I <sub>O</sub> = -8 mA		-85	-10	mV
V <sub>IT</sub> -	Negative-going differential input threshold voltage	I <sub>O</sub> = 8 mA	-200	-115		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )			30		mV
V <sub>OH</sub>	High-level output voltage	$V_{ID}$ = 200 mV, $I_{OH}$ = -8 mA, See Figure 8	4	4.6		V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA}, \text{ See Figure 8}$		0.15	0.4	V
loz	High-impedance-state output current	$V_O = 0$ or $V_{CC}$ , $\overline{RE} = V_{CC}$	-1		1	μΑ
		V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V		0.04	0.1	
	Due input suggest	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0 V		0.06	0.125	A
Ц	Bus input current	$V_{IH} = -7 \text{ V}, V_{CC} = 5 \text{ V}$	-0.1	-0.04		mA
		$V_{IH} = -7 \text{ V}, V_{CC} = 0 \text{ V}$	-0.05	-0.03		
I <sub>IH</sub>	High-level input current, (RE)	V <sub>IH</sub> = 2 V	-60	-30		μΑ
I <sub>IL</sub>	Low-level Input current, (RE)	V <sub>IL</sub> = 0.8 V	-60	-30		μΑ
C <sub>diff</sub>	Differential input capacitance	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V		7		pF

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Propagation delay time, low-to-high-		HVD3082E HVD3085E		75	200	ns	
	level output		HVD3086E			100		
t <sub>PHL</sub>	Propagation delay time, high-to-low-	C <sub>L</sub> = 15 pF, See	HVD3082E HVD3085E		79	200	ns	
	level output	Figure 9	HVD3088E			100		
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )		HVD3082E HVD3085E		4	30	ns	
3κ(ρ)	WITE LIN		HVD3088E			10		
t <sub>r</sub>	Output signal rise time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$	<b>V</b> ,		1.5	3	ns	
t <sub>f</sub>	Output signal fall time	$C_L = 15 \text{ pF}, \text{ See Fig}$	ure 9		1.8	3	ns	
t <sub>PZH</sub>	Output enable time to high level		HVD3082E HVD3085E		5	50	ns	
	•		HVD3088E			30		
t <sub>PZL</sub>	Output enable time to low level	$C_1 = 15 pF$ ,	C - 15 pE	HVD3082E HVD3085E		10	50	ns
		DE at 3 V	HVD3088E			30		
t <sub>PHZ</sub>	Output enable time from high level	See Figure 10 and Figure 11	HVD3082E HVD3085E		5	50	ns	
			HVD3088E			30		
$t_PLZ$	Output disable time from low level		HVD3082E HVD3085E		8	50	ns	
			HVD3088E			30		
t <sub>PZH(SHDN)</sub>	Propagation delay time, shutdown-to- high-level output	C <sub>L</sub> = 15 pF, DE at 0	V,		1600	3500	ns	
t <sub>PZL(SHDN)</sub>	Propagation delay time, shutdown-to-low-level output	See Figure 12			1700	3500	ns	



### PARAMETER MEASUREMENT INFORMATION

NOTE: Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle.  $Z_O = 50~\Omega$  (unless otherwise specified).




Figure 1. Driver Test Circuit, V<sub>OD</sub> and V<sub>OC</sub> Without Common-Mode Loading




Figure 2. Driver Test Circuit, V<sub>OD</sub> With Common-Mode Loading




Figure 3. Driver Voc Test Circuit and Waveforms




Figure 4. Driver Switching Test Circuit and Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Driver Enable/Disable Test Circuit and Waveforms, High Output




Figure 6. Driver Enable/Disable Test Circuit and Waveforms, Low Output




Figure 7. Driver Short-Circuit




Figure 8. Receiver Switching Test Circuit and Waveforms




Figure 9. Receiver Switching Test Circuit and Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Receiver Enable/Disable Test Circuit and Waveforms, Data Output High




Figure 11. Receiver Enable/Disable Test Circuit and Waveforms, Data Output Low




Figure 12. Receiver Enable From Shutdown Test Circuit and Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 13. Test Circuit and Waveforms, Transient Overvoltage Test


### **DEVICE INFORMATION**

### **PIN ASSIGNMENT**

### LOGIC DIAGRAM (POSITIVE LOGIC)

# D, P OR DGK PACKAGE (TOP VIEW)





### **FUNCTION TABLE**

	DRI	/ER		RECEIVER				
INPUT	INPUT	OUT	PUTS	DIFFERENTIAL INPUTS	ENABLE	OUTPUT		
D	DE	Α	В	$V_{ID} = V_A - V_B$	RE	R		
Н	Н	Н	L	V <sub>ID</sub> ≤ -0.2 V	L	L		
L	Н	L	Н	-0.2 V < V <sub>ID</sub> < -0.01 V	L	?		
Х	L	Z	Z	-0.01 V ≤ V <sub>ID</sub>	L	Н		
Open	Н	Н	L	X	Н	Z		
Х	Open	Z	Z	Open circuit	L	Н		
				Short circuit	L	Н		
				IDLE Bus	L	Н		
				Х	Open	Z		

### Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by:

- · open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together, or
- idle bus conditions that occur when no driver on the bus is actively driving


In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.



Receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than +200 mV, and must output a Low when the  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$  and  $V_{IT-}$  and  $V_{HYS-}$ . As seen in the RECEIVER ELECTRICAL CHARACTERISTICS table, differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it will still be above the  $V_{IT+}$  threshold, and the receiver output is High. Only when the differential input is more negative than  $V_{IT-}$  will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ) as well as the value of  $V_{IT+}$ .

### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**







### **PACKAGE THERMAL INFORMATION**

	PARAMETER	TEST CONDITIONS	PACKAGE	MIN	TYP	MAX	UNIT	
			MOSP (DGK)		266			
	Junction-to-ambient	Low-k board, no air flow	SOIC (D)		210		°C/W	
0			PDIP (P)		155			
$\theta_{JA}$	thermal resistance		MOSP (DGK)		180			
		High-k board, no air flow	SOIC (D)		130		°C/W	
		-	PDIP (P)		70			
			MOSP (DGK)		110			
$\theta_{JB}$	Junction-to-board thermal resistance	I ow-k hoard no air flow	SOIC (D)		55		°C/W	
	unonnar rootstanoo		PDIP (P)		40			
			MOSP (DGK)		66			
$\theta_{\text{JC}}$	Junction-to-case thermal resistance		SOIC (D)		80		°C/W	
	unonnar rootstanoo		PDIP (P)		80			
		Input to D is a 50% duty	ALL HVD3082E			203		
P <sub>(AVG)</sub>	Average power	cycle square wave at max rec'd signal rate	ALL HVD3085E			205	mW	
· (AVG)	(AVG) dissipation	ipation $R_L = 54 \Omega V_{CC} = 5.5 V, T_J = 130^{\circ}C$				276		
T <sub>SD</sub>	Thermal shut-down junction temperature		ALL		165		°C	

### **TYPICAL CHARACTERISTICS**






SN65HVD3082E



### TYPICAL CHARACTERISTICS (continued)

### SN65HVD3085E RMS SUPPLY CURRENT VS SIGNALING RATE



### SN65HVD3088E RMS SUPPLY CURRENT VS SIGNAL RATE






Figure 17.

## DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs




# RECEIVER OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE






### TYPICAL CHARACTERISTICS (continued)

SN65HVD3088E DRIVER RISE/FALL TIME



### **APPLICATION INFORMATION**



Note: The line should be terminated at both ends with its characteristic impedance ( $R_T = Z_O$ ). Stub lengths off the main line should be kept as short as possible.

Figure 21. Typical Application Circuit



### **POWER USAGE IN AN RS-485 TRANSCEIVER**

Power consumption is a concern in many applications. Power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The HVD308xE is rated as a 1/8 unit load device. As shown in , the bus input current is less than 1/8 mA, allowing up to 256 nodes on a single bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard 120- $\Omega$  resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically the HVD308xE can drive more than 25 mA to a 60  $\Omega$  load, resulting in a differential output voltage higher than the minimum required by the standard. (See Figure 16.)

Overall, the total load current can be 60 mA to a loaded RS-485 bus. This is in addition to the current required by the transceiver itself; the HVD308xE circuitry requires only about 0.4 mA with both driver and receiver enabled, and only 0.3 mA with either the driver enabled or with the receiver enabled. In low-power shutdown mode, neither the driver nor receiver is active, and the supply current is low.

Supply current increases with signaling rate primarily due to the totum pole outputs of the driver (see Figure 15). When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

### **LOW-POWER SHUTDOWN MODE**

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe

If only the receiver is re-enabled (RE transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.



### THERMAL CHARACTERISTICS OF IC PACKAGES

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{JA}$  is NOT a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\theta_{\rm JA}$  can be measured between these two test cards.

 $\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 22).




Figure 22. Thermal Resistance

SLLS562G -AUGUST 2009-REVISED MAY 2009

www.ti.com

## TEXAS INSTRUMENTS

### **REVISION HISTORY**

CI	hanges from Revision F (March 2009) to Revision G	Page
•	Added IDLE Bus to the Function Table	9
•	Added Receiver Failsafe section	9
•	Added Graph - DRIVER RISE/FALL TIME vs TEMPERATURE	13





17-May-2014

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD3082ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Samples
SN65HVD3082EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Samples
SN65HVD3082EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWN	Samples
SN65HVD3082EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWN	Samples
SN65HVD3082EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Samples
SN65HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Samples
SN65HVD3082EP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD3082	Samples
SN65HVD3082EPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD3082	Samples
SN65HVD3085ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Samples
SN65HVD3085EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Samples
SN65HVD3085EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Samples
SN65HVD3085EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWK	Samples
SN65HVD3085EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Samples
SN65HVD3085EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWK	Samples
SN65HVD3085EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Samples
SN65HVD3085EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Samples
SN65HVD3088ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples





www.ti.com

17-May-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD3088EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN65HVD3088EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN65HVD3088EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN75HVD3082ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD3082	Samples
SN75HVD3082EPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD3082	Samples
SNHVD3082EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWN	Samples



### PACKAGE OPTION ADDENDUM

17-May-2014

Orderable Device	Status	Package Type	Package	Pins F	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNHVD3082EDGKRG4	ACTIVE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION


www.ti.com 16-Aug-2012

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3085EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3085EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3088EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN75HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 16-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
SN65HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3085EDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
SN65HVD3085EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
SN65HVD3088EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD3082EDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
SN75HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6

## P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity