## 18CSS201J\_ADE\_CT 2\_Set A\_CSEQ1

Your email address (tj9159@srmist.edu.in) will be recorded when you submit this form. Not you? Switch account

Q.No 1 to 25 (25*1=25)
Each Question Carry 1 Mark
The AND gate in data flow modeling is represented as
C<=A and B
C = A and B
C = A * B
C<=A * B
In FPGA, the vertical and horizontal direction directions are separated by
O A line
A channel
O A strobe
A flip-flop
Clear selection

Propagation delay is important because		
•	the logic gates must be given a short break during each clock cycle or else they will overheat	
0	it limits the maximum operating frequency of a gate	
0	it is a measure of how long the clock must be applied to the gate before it will make the required decision	
0	all the gates in a system must have the same propagation times in order to be compatible	
	Clear selection	
Under which modelling the functionality of the logic system and basic blocks are described?		
0	Behavioral	
0	Structural	
•	Dataflow	
0	Component	
	Clear selection	

·

Consider the following statements in respect of ECL gate:		
<ol> <li>Its switching speed is high</li> <li>It provide OR and NOR logic operations</li> <li>Its power dissipation is small as compared to other logic gates</li> <li>Its logic levels are compatible with other logic family gates</li> </ol>		
<ul><li>1 &amp; 2</li></ul>		
0 1,2 & 3		
1,2 & 4		
3 & 4		
Clear selection		
of a logic circuit is determined by the time between the application of input and change in the output of the circuit?  Speed Fan-in Power dissipation Fan-out  Clear selection		
The minimum number of transistors can be used by 2 input AND gate is		
O 3		
<ul><li>2</li></ul>		
O 4		
O 5		

1

Clear selection

If the device with short propagation delay has		
O Low speed		
Medium speed		
High speed		
No change speed		
	Clear selection	
Which of the following is not the subfamilies of TTL		
Which of the following is not the subfamilies of TTL		
Which of the following is not the subfamilies of TTL  Standard TTL		
Standard TTL		
<ul><li>Standard TTL</li><li>Low power TTL</li></ul>		

Match list I (Type of gates) with list II (Values of propagation delay) and select the corresponding answer:

	٠		
	٠	st-	ı
ᆫ	ı	ວເ-	ı

A. ECL

B. TTL

C. CMOS

D. NMOS

List-II

1. 5ns

2. 20ns

3. 100ns

4. 1 ns

Clear selection

\_\_\_\_ determines the number of inputs the logic gate can handle?


- Fan-out
- Fan-in
- OPower
- Frequency

Clear selection

In RTL NOR gate, the output is at logic 1 only when all the inputs are at		
→ +5v		
O Logic 1		
Logic 0		
→10v		
	Clear selection	
The main disadvantage of TTL with totem pole output is		
High power dissipation		
O Low fan out		
Wire operation is not allowed		
O Low noise margin		
	Clear selection	
Which of the following logic families has the least propagation delay?		
O RTL		
O DTL		
○ cmos		
I^2L [I square L]		
	Clear selection	

Why CMOS logic families is most preferred in large scale integrated circuits?		
O Low noise immunity		
C Less power dissipation		
High noise immunity and less static power dissipation		
C Less static power dissipation		
Clear selection		
The structure of PMOS logic can be obtained by replacing NMOS transistors in the CMOS Circuit by?		
A charged capacitor		
A low resistance		
A pull down resistance		
Using both a capacitor and a resistor		
Clear selection		
When o/p changes from low to high, the o/p transistor of the gate goes from		
Unsaturation to cut - off		
Saturation to cut - off		
Cut – off to saturation		
Out – off to unsaturation		
Clear selection		

What is the output of the gate circuit shown in below figure?



- (A+B) (C+D)
- AB+CD
- (AB+CD)'
- ((A+B) (C+D))'

Clear selection

How many types of output configurations are there in TTL

- 1 type
- 2 types
- 3 types
- 4 types

Clear selection

A package in VHDL consists of		
Commonly used architectures		
Commonly used tools		
Commonly used data types and subroutines		
Commonly used syntax and variables		
Clear selection		
CMOS inverter has input resistance and output impedance		
high, high		
O low, high		
high, low		
O low, low		
Clear selection		
Which of the following is an advantage of II L?		
External resistance required for proper functioning		
Lower packaging density than n-MOS		
C Lower noise margin		
O Low power dissipation		

In Structural modelling the Ports are also known as	to the component.
Structure	
Behavior	
Function	
Interface	
The disadvantage of RTL is that	
High noise creation	
It uses a maximum number of registers	
It uses a minimum number of registers	
It results in high power dissipation	
	Clear selection
The third state of Tri state buffer masical description of 2	
The third state of Tri-state buffer mainly known as?	
High-resistance	
Cow-Impedance	
O Low-Resistance	
High-Impedance	
	Clear selection
Back Next	

Never submit passwords through Google Forms.

This form was created inside of SRM Institute of Science and Technology. Report Abuse

Google Forms

