

2.40 2.48

3.6 3.20 3.30 3.36 3.40 3.50

2.40

Write the decimal equivalents for these IEEE floating point numbers.

- a. 0 10000000 000000000000000000000000
- b. 1 10000011 000100000000000000000000
- c. 0 11111111 000000000000000000000000
- d. 1 10000000 100100000000000000000000

answer:

a: $+ 1.0 * 2^1 = 2$

b: $- 1.0001 * 2^4 = -17$

c: Positive Infinity because all exponent bit is one and all fractions is zero

d: $- 1.1001 * 2^1 = -3.125$

2.48

Convert the following decimal numbers to hexadecimal representations of 2's complement numbers.

- a. 256
- b. 111
- c. 123,456,789
- d. -44

answer:

a:

binary: 0001 0000 0000

0x100

b:

binary: 0110 1111

0x6F

c:

binary: 0111 0101 1011 1100 1101 0001 0101

0x75BCD15

d:


binary of 44 : 0010 1100

binary of -44: 1101 0100

3.6

For the transistor-level circuit in Figure 3.38, fill in the truth table. What is Z in terms of A and B ?

A	B	C	D	Z




A	B	C	D	Z
0	0	1	1	0
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1

$$C = \overline{A}$$

$$D = \overline{B}$$

$$Z = \overline{C + D} = \overline{\overline{A} + \overline{B}} = AB$$



When $X=0$ then choose B_i , and carry = 0, it is $A+B$


When $X=1$ then choose \bar{B}_i , and carry = 1, means $A + \bar{B} + 1 = A-B$

3.36

A comparator circuit has two 1-bit inputs A and B and three 1-bit outputs G (greater), E (Equal), and L (less than). Refer to Figures 3.43 and 3.44 for this problem.

G is 1 if $A > B$ E is 1 if $A = B$ L is 1 if $A < B$

0 otherwise 0 otherwise 0 otherwise



a. Draw the truth table for a one-bit comparator.

<i>A</i>	<i>B</i>	<i>G</i>	<i>E</i>	<i>L</i>
0	0			
0	1			
1	0			
1	1			

- b. Implement *G*, *E*, and *L* using AND, OR, and NOT gates.
- c. Using the one-bit comparator as a basic building block, construct a four-bit equality checker such that output EQUAL is 1 if $A_{3:0} = B_{3:0}$, 0 otherwise.

a:

A	B	G	E	L
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0


b:

for AB,


$G = 10$

$E = 00 + 11$

$L = 01$



C:



when all pair{A_i,B_i} is equal ,the output EQUAL will be 1

3.40

For the memory shown in Figure 3.45:

- What is the address space?
- What is the addressability?
- What is the data at address 2?




Figure 3.45 Diagram for Exercise 3.40.

address space : 2 address line ,then $2^2 = 4$


addressability: 4, since it is D[3:0]

data of address 2 , We find A=10 and the D = 0001


3.50

Prove that the NAND gate, by itself, is logically complete (see Section 3.3.5) by constructing a logic circuit that performs the AND function, a logic circuit that performs the NOT function, and a logic circuit that performs the OR function. Use only NAND gates in these three logic circuits.

NOT : Using $\text{NAND}(X, X)$



AND : Using NOT NAND(X,Y) = NAND[NAND(X,Y) , NAND(X,Y)]



OR : Using Demorgan's law, it is NOT [AND(NOT A , NOT B)]

$$\overline{AB} = \bar{A} + \bar{B}$$

$$\overline{\bar{A}\bar{B}} = A + B$$

