# Arithmetic Operations Implemented in MIPS via Logical Operations

Michael Huang | San Jose State University | Michael. Huang. 9001@gmail.com

Abstract—This report contains the documentation and details on the implementation of basic mathematical operations (namely addition, subtraction, multiplication, and division) using MIPS normal procedures, in addition to using logical procedures in MIPS Assembler and Runtime Simulator.

#### I. INTRODUCTION

Through the MIPS Assembler and Runtime Simulator (MARS), one should be able to perform essential mathematical operations. Two versions should be available: operations performed using built-in MIPS procedures (e.g. add, sub, etc.), called **normal procedures**, and operations performed using logical procedures (e.g. and, or, xor, etc.), or **logical procedures**. For this project, one will be able to:

- 1. Download, install, and set up MARS.
- 2. Implement the MIPS procedures to perform mathematical operations.
- 3. Test the implementation of the MIPS procedures.

To download MARS, please visit this link: courses.missouristate.edu/KenVollmar/mars/download.htm

Click "Download Java" to download MARS. Be sure to download the latest version of Java: <a href="https://www.java.com/en/">https://www.java.com/en/</a>

# II. PROJECT FILES

To get started, please download the compressed folder containing the files to get started from this link: <a href="https://sjsu.instructure.com/courses/1208160/files/44918119/d">https://sjsu.instructure.com/courses/1208160/files/44918119/d</a> ownload?wrap=1

Unzip those files into a directory, there should six files in total. Then, click Mars4\_5.jar file to run it.

- cs47\_common\_macro.asm contains macros for printing out the test results.
- 2. *CS47\_proj\_alu\_logical.asm* contains the logical procedures for the arithmetic operations.
- 3. *CS47\_proj\_alu\_normal.asm* contains the normal procedures for the arithmetic operations.
- 4. *cs47\_proj\_macro.asm* contains the macros one will write for the logical procedures.
- 5. cs47\_proj\_procs.asm contains project procedures.
- 6. *proj-auto-test.asm* is used to test the implementation.

Upon opening MARS, open settings, and have these options checked. These settings will help run the project without problems. "Initialize Program Counter to global 'main' if defined" will allow the program to begin running at the address defined by a "main" label, as opposed to starting from the first label. "Assemble all files in directory" will allow the tester to run even if a required file is not open in MARS.




Figure 1: Optimizing MARS settings

Open the six required files in MARS by going to "File" and open, then navigate to your extracted folder.




Figure 2: Opening the files in MARS

Open them one after another and this load all of the required files in MARS, and your tabs should look like this:

Figure 3: All files opened and loaded

## III. THE MIPS PROCEDURES

As mentioned previously, the arithmetic operations will be implemented in two ways, one using MIPS normal procedures, and another using logical operations. Both normal and logical procedures will take three arguments in three registers:

- 1. *Register a0, or \$a0* will contain the first number to be inputted into the arithmetic operation.
- 2. Register a1, or \$a1 will contain the second number to be inputted into the arithmetic operation.
- 3. Register a2, or \$a2 will contain the operator or opcode of the arithmetic operation.

\$a2 will contain one of these four operators

- The "+" operator will represent an addition operation.
- The "-" operator will represent a subtraction operation.
- The "\*" operator will represent a multiplication operation.
- The "/" operator will represent a division operation.

Both procedures will also return the result of the arithmetic operation in specific return registers:

# 1. *Register v0, or \$v0*:

- a. For addition, \$v0 will hold the result of the addition operation involving \$a0 and \$a1.
- b. For subtraction, \$v0 will hold the result of the subtraction operation involving \$a0 and \$a1.
- c. For multiplication, \$v0 will hold the LO part of the result of the multiplication operation involving \$a0 and \$a1.
- d. For division, \$v0 will hold the quotient of the result of the division operation involving \$a0 and \$a1.

# 2. Register v1, or \$v1:

- a. For addition and subtraction, this will not be used.
- b. For multiplication, \$v1 will hold the HI part of the result of the multiplication operation involving \$a0 and \$a1.
- c. For division, \$v1 will hold the remainder of the result of the division operation involving \$a0 and \$a1.

## A. About Normal Procedures

The normal procedures will be implemented using common MIPS mathematical operations, primarily consisting of add, sub, mul, and div. The normal procedures will be implemented in CS47\_proj\_alu\_normal.asm under the au\_normal label.

# B. About Logical Procedures

The logical procedures will be implemented using digital logic operations such as AND, OR, XOR, and NOT. A part of the project requirement is to disallow the use of common MIPS mathematical operations such as add, sub, mul, and div for arithmetic procedures. However, the usage of add or any of its derivatives are allowed to be used to increment numbers for

counters and setting certain values. The purpose of this of this restriction is to simulate digital circuits in a MIPS processor. The logical procedures will be implemented in CS47\_proj\_alu\_logical.asm under the au\_logical label.

## IV. DESIGNING AND IMPLEMENTING MIPS PROCEDURES

The design behind the procedures is based on operator recognition and branching to a procedure that corresponds to the operator in \$a2.

# A. Normal Procedures

The normal procedures in au\_normal are straightforward. Based on which operator is in \$a2, we branch to the procedure that will perform the operator's desired operation.

```
au normal:
                $sp, $sp, 24
        SW
                $fp, 24($sp)
                $ra, 20($sp)
        sw
                $a0, 16($sp)
        SW
                $al, 12($sp)
                $a2, 8($sp)
        addi
                $fp, $sp, 24
                $t0, '+'
        1 i
                $t1, '-'
        1i
                $t2, '*'
        11
                $t3, '/'
        1i
        beq
                $a2, $t0, addition
                $a2, $t1, subtraction
        beg
                $a2, $t2, multiplication
        beq
        beq
                $a2, $t3, division
                au_normal_end
```

Figure 4: au normal start and branch

"+" in \$a2 will result in au\_normal branching to the "addition" label and perform addition between \$a0 and \$a1, yielding the result of the addition in \$v0. "-", "\*", or "/" in \$a2 will call the subtraction, multiplication, and division labels respectively, and yield the result(s) in their respective return registers.

```
addition:
                 $v0, $a0, $a1
        add
                 au normal end
        Ť
subtraction:
        sub
                 $v0, $a0, $a1
        j
                 au_normal_end
multiplication:
        mult
                 $a0, $a1
        mflo
                 $v0
        mfhi
                 $v1
                 au_normal_end
division:
        div
                 $a0, $a1
        mflo
                 $v0
        mfhi
                 au_normal_end
```

Figure 5: au\_normal arithmetic procedures

After the mathematical procedures are complete, au\_normal will return control back to the label's original caller with the au normal end label.

```
au_normal_end:

lw $fp, 24($sp)

lw $ra, 20($sp)

lw $a0, 16($sp)

lw $a1, 12($sp)

lw $a2, 8($sp)

addi $sp, $sp, 24

jr $ra
```

Figure 6: au\_normal\_end procedure

# B. Logical Procedures

The logical procedures in au\_logical uses the same branching to different procedures based on the operator in \$a2.

```
au logical:
        subi
                $sp, $sp, 24
                $fp, 24($sp)
        SW
        SW
                $ra, 20($sp)
                $a0, 16($sp)
        sw
                $al, 12($sp)
        sw
                $a2, 8($sp)
        SW
        addi
                $fp, $sp, 24
                $t0, '+'
        11
        1i
                $t1, '-'
                $t2, '*'
        1i
                $t3, '/'
        1i
        beq
                $a2, $t0, addition
                $a2, $t1, subtraction
        beq
        beq
                $a2, $t2, multiplication
                $a2, $t3, division
        bea
                au_logical_end
```

Figure 7: au\_logical start and branching

However, unlike the normal procedures, the logical procedures will call additional in-depth arithmetic procedures.

```
addition:
                add_logical
        ial
                 au logical end
        İ
subtraction:
                sub logical
        jal
                 au_logical_end
multiplication:
        jal
                mul signed
                 au_logical_end
        j
division:
        jal
                div_signed
                au logical end
        ń
au logical end:
        1w
                $fp, 24($sp)
                $ra, 20($sp)
        1 w
                $a0, 16($sp)
        1w
                $al, 12($sp)
        1 w
        1w
                $a2, 8($sp)
        addi
                $sp, $sp, 24
        jr
```

Figure 8: au\_logical calling procedures

## 1. Addition and Subtraction

The addition and subtraction labels will call their respective processes of add\_logical and sub\_logical. However, add\_logical and sub\_logical both call a process known as add\_sub\_logical.

```
add logical:
        subi
                $sp, $sp, 24
                $fp, 24($sp)
        SW
                $ra, 20($sp)
        sw
                $a0, 16($sp)
        sw
                $al, 12($sp)
        sw
        sw
                $a2, 8($sp)
                $fp, $sp, 24
        addi
        or
                $a2, $zero, $zero
                 add_sub_logical
        ial
        İ
                 au_logical_end
sub logical:
        subi
                $sp, $sp, 24
                $fp, 24($sp)
        sw
                $ra, 20($sp)
        sw
                $a0, 16($sp)
        SW
        sw
                $al, 12($sp)
                $a2, 8($sp)
        sw
                $fp, $sp, 24
        addi
        or
                $a2, $zero, $zero
                $a2, $a2, OxFFFFFFF
        addi
                add_sub_logical
        jal
                 au logical end
        Ť
```

Figure 9: add\_logical and sub\_logical

The idea behind add\_sub\_logical is simple: use \$a2 as a submode operator, with 0x00000000 representing addition, and 0xFFFFFFFF representing subtraction.

To add a number in MIPS, one must use a binary system. One can only add one bit of the operands at a time, and must consider carry-out of the binary adding operations.




Figure 10: Half Adder [1]

The Half Adder design adds two binary bits together, and stores a carry-out bit for adding the next bit of the operand. The sum of the binary bits is determined through an AND operation, and its carry-out bit is determined through a XOR operation. To determine a full number addition, a full adder that adds the all of the operands' bits are required.




Figure 11: Full Adder truth table<sup>[1]</sup>

One needs to consider the carry-out bit for adding the next bit as the carry-in bit for the AND operations. Using the truth table of the Full Adder, one can simplify and deduce its design using a Karnaugh map, or K-map.




Figure 12: Full Adder Karnaugh map<sup>[1]</sup>

The expressions resulted from the K-map reduction will serve as the basis for the logical design of the Full Adder.




Figure 13: Full Adder circuit diagram[1]

The sum of adding each of the operands' bits is determined by a XOR operation involving the carry-in bit, the bits of the first and second operand. The final carry-out bit is determined by an OR operation involving the carry-out bits from the two half adders indicated. add\_sub\_logical utilizes the Full Adder design and to perform addition and subtraction, as subtraction is merely \$a0 + ~(\$a1), which can be viewed as an addition. This is the reason behind using \$a2 as a submode operator. One can obtain the two's complement form of \$a1 by inverting using NOT \$a1, and adding 1 to it.

twos\_complement: subi \$sp, \$sp, 20 sw \$fp, 20(\$sp) \$ra, 16(\$sp) sw sw \$a0, 12(\$sp) \$al, 8(\$sp) sw addi \$fp, \$sp, 20 not \$a0, \$a0 or \$al, \$zero, \$zero \$al, 0x1 or jal add\_logical 1w \$fp, 20(\$sp) 1w \$ra, 16(\$sp) 1w \$a0, 12(\$sp) 1 w \$al, 8(\$sp) addi \$sp, \$sp, 20 jr \$ra

By treating the subtraction as addition, we can determine if \$a1's two's complement is needed. To fully add two 32-bit numbers together, one must loop through the operands' bits, and use the Full Adder to add their bits together and factor in their carry bits.

Figure 14: twos\_complement




Figure 15: add\_sub\_logical flowchart<sup>[1]</sup>

From the flowchart, one can implement the logic behind the Full Adder and the loop to add two 32-bit numbers together.

```
add sub logical:
        subi
                $sp, $sp, 40
                $fp, 40($sp)
        sw
                $ra, 36($sp)
                $a0, 32($sp)
        SW
                $a1, 28($sp)
        SW
        sw
                $a2, 24($sp)
                $s4, 20($sp)
        sw
                $s5, 16($sp)
        SW
        SW
                $s6, 12($sp)
        SW
                $s7, 8($sp)
        addi
                $fp, $sp, 40
        or
                $t0, $zero, $zero
                $tl, $zero, $zero
        or
                $t2, $zero, $zero
        or
        extract_nth_bit($t2, $a2, $zero)
                $a2, 0x00000000, add_sub_logical_loop
        beq
                $al. $al
add_sub_logical_loop:
                $t0, 0x20, add_sub_logical_end
        beq
        extract nth_bit($t3, $a0, $t0)
        extract_nth_bit($t4, $al, $t0)
        xor
                $s4, $t3, $t4
        xor
                $s5, $t2, $s4
                $s6, $t3, $t4
        and
                $s7, $t2, $s4
        and
                $t2, $s6, $s7
        insert_to_nth_bit($v0, $t0, $s5, $t9)
        addi
                $t0, $t0, 0x1
                add_sub_logical_loop
add sub logical end:
        move
                $v1, $t2
                $fp, 40($sp)
        lw
        1w
                $ra, 36($sp)
        lw
                $a0, 32($sp)
        1w
                $al, 28($sp)
        lw
                $a2, 24($sp)
        lw
                $s4, 20($sp)
                $s5, 16($sp)
        1w
        1w
                $s6, 12($sp)
        1 w
                $s7, 8($sp)
        addi
                $sp, $sp, 40
```

Figure 16: add\_sub\_logical

add\_logical will call add\_sub\_logical with 0x00000000 in \$a2, and sub\_logical will call add\_sub\_logical with 0xFFFFFFF in \$a2. Since \$a2 is 0xFFFFFFFF in sub\_logical, add\_sub\_logical will call two's\_complement and obtain \$a1's two's complement for addition.

# 2. Multiplication

To perform multiplication, multiplying bits is not as simple as addition. Multiplying negative numbers can be tricky, so it is better to split the work into two camps: one procedure for handling unsigned number operations and another one exclusively used to determine the sign of the result. Hence, we will split the work up into mul\_unsigned and mul\_signed.

The logical design for signed multiplication is listed below: MCND - Multiplicand




Figure 17: Signed Multiplication design<sup>[2]</sup>

Firstly, we will obtain the twos complement of the multiplicand in \$a0 if it is negative and the multiplier in \$a1 if it is negative. This will allow us to perform unsigned multiplication and append the signed bits after unsigned multiplication. Before returning it in the results we must make sure the results of our signed multiplication result in two 32bit results in \$v0 and \$v1, and will be done via sign extension through obtaining the twos\_complement in 64 bits. The results in \$v0 and \$v1 will have their signs determined by a XOR operation between original multiplicand and multiplier's signs. For a 32-bit unsigned multiplier, the logical design for it is listed below:




Figure 18: Unsigned Multiplication design<sup>[2]</sup>

The result of the unsigned multiplication multiplicand can be obtained by an AND operation between the multiplicand and the multiplier. However, since this is multiplication, one must shift the multiplier right by 1 to AND the correct bits, similar to how hand-worked multiplication works. Additionally, we must AND the multiplicand and the multiplier's bits in the correct format 32 times, due to the fact that the multiplicand and multiplier occupy \$a0 and \$a1, which are both 32-bit registers.

One must realize that the AND operations between the multiplicand and multiplier will result in this truth table:

MCND	MPLR	MCND AND MPLR
0	0	0
0	1	0
1	0	0
1	1	1




Figure 19: Unsigned Multiplication flowchart<sup>[2]</sup>

Following the flowchart, the AND operations will occur 32 times, with the multiplicand and multiplier both shifting to ensure the correct bits are ANDed and the result stored in a different bit. Below is the implementation of mul unsigned:

```
mul unsigned:
                 $sp, $sp, 40
        subi
                $fp, 40($sp)
        SW
        SW
                $ra, 36($sp)
        SW
                $a0, 32($sp)
        SW
                $al, 28($sp)
                $a2, 24($sp)
        SW
                $s4, 20($sp)
        sw
                $s5, 16($sp)
        SW
        sw
                $s6, 12($sp)
                $s7, 8($sp)
                $fp, $sp, 40
                 $t5. $zero. $zero
        or
                 $t6, $zero, $zero
                 $s4, $a0
        move
                $s5, $al
                 $s6, $zero, $zero
        or
                $s7, $zero, $zero
mul unsigned loop:
                $t5, 0x20, mul_unsigned_end
        extract nth bit($a0, $s4, $zero)
        jal
                bit_replicator
        move
                $s6, $v0
        and
                $87, $85, $86
        move
                $a0, $t6
                $al. $s7
        move
        jal
                 add_logical
                $t6, $v0
        mosze
                $s4, $s4, 0x1
        srl
        extract_nth_bit($t7, $t6, $zero)
        11
                $t8. 0x1F
        insert to nth bit ($s4, $t8, $t7, $t9)
        srl
                $t6, $t6, 0x1
                $t5. $t5. 0x1
        addi
                mul unsigned loop
mul unsigned end:
        move
                $v0, $s4
        move
                $v1, $t6
                $fp, 40($sp)
        lw
                $ra, 36($sp)
        lw
                $a0, 32($sp)
        lw
                $a1, 28($sp)
                $a2, 24($sp)
                $s4, 20($sp)
                $s5, 16($sp)
                 $s6, 12($sp)
                $s7, 8($sp)
                $sp, $sp, 40
```

Figure 20: mul\_unsigned

In the implementation, there is a loop that occurs 32 times. Inside the loop, once can see add\_logical as the Full Adder can be utilized in this operation. Once can also see the extraction of the product's bits and inserted into the lower bits as a working virtual 64-bit register. This would mimic the shifting that would occur in hand-worked multiplication.

For signed multiplication, this is the implementation:

```
mul signed:
                 $sp, $sp, 44
                 $fp, 44($sp)
        sw
        sw
                 $ra, 40($sp)
        sw
                 $a0, 36($sp)
        SW
                 $al, 32($sp)
        sw
                 $a2, 28($sp)
                 $a3, 24($sp)
        SW
                 $s4, 20($sp)
        sw
                 $s5, 16($sp)
        sw
        sw
                 $s6, 12($sp)
        sw
                 $s7, 8($sp)
        addi
                 $fp, $sp, 44
        move
                 $s4, $a0
                 $a2, $a0
        move
                 $s5, $al
        move
        move
                 $a3, $al
        jal
                 twos complement if neg
        move
                 $s4, $v0
        move
                 $a0. $s5
        jal
                 twos_complement_if_neg
        move
                 $s5, $v0
                 $a0, $s4
        move
                 $al, $s5
        jal
                 mul_unsigned
                 $s4, $v0
        move
        move
                 $s5, $v1
                 $t8. Ox1F
        extract_nth_bit($s6, $a2, $t8)
        extract_nth_bit($s7, $a3, $t8)
                 $t9, $s6, $s7
        xor
        beq
                 $t9, $zero, mul_signed_end
        move
                 $a0, $s4
        move
                 $al, $s5
                 twos_complement_64bit
        jal
mul signed end:
        1 w
                 $fp, 44($sp)
                 $ra, 40($sp)
        1w
                 $a0, 36($sp)
        lw
        1w
                 $al, 32($sp)
                 $a2, 28($sp)
        1w
        1w
                 $a3, 24($sp)
                 $s4, 20($sp)
        1w
        1 w
                 $85, 16($8p)
        lw
                 $s6, 12($sp)
                 $s7, 8($sp)
        1w
        addi
                 $sp, $sp, 44
        jr
                 $ra
```

For the result, recall that \$v0 will contain the LO parts of the operation, and \$v1 will contain the HI parts. The reason behind this is because multiplying two 32-bit numbers will result in a 64-bit result, and cannot be contained in 1 MIPS register, which is 32-bit. Therefore, we must first ensure the result complies with \$v0 and \$v1 in their correct form.

Figure 21: mul\_signed

```
twos_complement_64bit:
        subi
                 $sp, $sp, 36
                 $fp, 36($sp)
        sw
        sw
                 $ra, 32($sp)
                 $a0, 28($sp)
        SW
                 $al, 24($sp)
        SW
        sw
                 $a2, 20($sp)
        sw
                 $s4, 16($sp)
                 $s5, 12($sp)
        sw
        sw
                 $86, 8($sp)
        addi
                 $fp, $sp, 36
        not
                 $a0, $a0
                 $al, $al
        not
        move
                 $s4, $al
        or
                 $al, $zero, Oxl
        jal
                 add_logical
                 $s5. $v0
        move
                 $s6, $v1
        move
                 $a0, $s4
        move
                 $al, $s6
        move
        jal
                 add_logical
        move
                 $v1, $v0
                 $v0, $s5
        move
        lw
                 $fp, 36($sp)
        lw
                 $ra, 32($sp)
        1w
                 $a0, 28($sp)
        lw
                 $a1, 24($sp)
        1w
                 $a2, 20($sp)
        lw
                 $s4, 16($sp)
                 $s5, 12($sp)
        1 w
                 $s6, 8($sp)
        1 w
        addi
                 $sp, $sp, 36
        ir
                 $ra
```

Figure 22: twos\_complement\_64bit

This will ensure the results of mul\_signed in \$v0 and \$v1 will be 32-bit, and will be returned by mul\_signed.

# 3. Division

The design for division is very similar to multiplication in that the work will be split between a signed procedure and unsigned procedure. The dividend will be located in \$a0 while the divisor will be located in \$a2. The quotient will be returned in \$v0 and remainder returned in \$v1.




Figure 23: Signed Division design<sup>[3]</sup>

Once again, we will obtain the two's complement of the dividend and the divisor if they are negative. Then we will plug them in for unsigned division. Finally, the signs of the quotient and remainder will be determined by the dividend and divisor's original signs via a XOR operation.




Figure 24: Unsigned Division design[3]

Here is a flowchart of the unsigned division procedure:




Figure 25: Unsigned Division flowchart<sup>[3]</sup>

The division is similar to the multiplication part. A loop that occurs for 32 repetitions will be utilized. To simulate a 64-bit number being divided, the number in the remainder register will be shifted to the left. This will allow us to insert the 31<sup>st</sup> bit of the quotient register into its 0<sup>th</sup> position. Subsequently, the contents of the quotient register will be shifted to the left. The dividend will eventually shift enough to contain the remainder and the quotient.

The implementation is relatively straightforward. Below is the implementation of the unsigned division process:

```
div unsigned:
        subi
                 $sp, $sp, 40
                 $fp, 40($sp)
        SW
                 $ra, 36($sp)
        SW
                 $a0, 32($sp)
                 $a1, 28($sp)
                 $a2, 24($sp)
                 $s4, 20($sp)
                 $s5, 16($sp)
                 $86, 12($sp)
                 $s7, 8($sp)
        addi
                 $fp, $sp, 40
                 $t5, $zero, $zero
        or
                 $t6, $zero, $zero
        or
        move
                 $s4, $a0
                 $s5, $al
        move
                 $s6, $zero, $zero
        or
                 $s7, $zero, $zero
        or
div unsigned loop:
        beq
                 $t5, 0x20, div_unsigned_end
                $t6, $t6, 0x1
        s11
        li.
                $t8, 0x1F
        extract_nth_bit($s7, $s4, $t8)
        insert_to_nth_bit ($t6, $zero, $s7, $t9)
                 $s4, $s4, 0x1
        sll
                 $a0, $t6
        move
                 $al, $s5
        move
        jal
                 sub_logical
                 $s6, $v0
                 $86, div unsigned loop end
        bltz
                 $t6, $s6
        move
        li.
                 $t8, 0x1
        insert to nth bit($s4, $zero, $t8, $t9)
div unsigned loop end:
                 $t5, $t5, 0x1
        addi
        j
                 div unsigned loop
div unsigned end:
        move
                 $v0, $s4
                 $v1, $t6
        move
        1w
                 $fp, 40($sp)
        1w
                 $ra, 36($sp)
                 $a0, 32($sp)
        1 w
        1 w
                 $a1, 28($sp)
        1 w
                 $a2, 24($sp)
        1w
                 $s4, 20($sp)
                 $85, 18($8p)
        1w
                 $s6, 12($sp)
        1w
        1w
                 $s7, 8($sp)
        addi
                 $sp, $sp, 40
        jr
                 $ra
```

Figure 26: div\_unsigned

And as explained before, the unsigned division results will be plugged in for signed division to determine the quotient and remainder's signs.

```
div signed:
        subi
                 $sp, $sp, 60
                 $fp, 60($sp)
        SW
        sw
                 $ra, 56($sp)
        sw
                 $a0, 52($sp)
                 $a1, 48($sp)
        sw
                 $a2, 44($sp)
                 $a3, 40($sp)
        sw
                 $s0, 36($sp)
        sw
        sw
                 $s1, 32($sp)
        sw
                 $s2, 28($sp)
                 $s3, 24($sp)
        sw
                 $s4, 20($sp)
        sw
                 $s5, 16($sp)
                 $s6, 12($sp)
        sw
                 $s7, 8($sp)
        SW
        addi
                 $fp, $sp, 60
        move
                 $s4, $a0
                 $a2, $a0
        move
        move
                 $s5, $al
        move
                 $a3, $a1
                 twos complement if neg
        ial
        move
                 $s4, $v0
        move
                 $a0, $s5
                 twos_complement_if_neg
        jal
        move
                 $s5, $v0
        move
                 $a0, $s4
        move
                 $al, $s5
        jal
                 div unsigned
        move
                 $s4, $v0
        move
                 $s5, $v1
```

Figure 27: div\_signed start

As one can see, twos\_complement\_if\_neg\_is called just as it is called in mul\_signed.

```
determine_sign_of_Q:
                $t8, 0x1F
        extract nth bit($s6, $a2, $t8)
        extract_nth_bit($s7, $a3, $t8)
        xor
                $80, $86, $87
        move
                $s1, $s4
        beq
                $s0, $zero, determine_sign_of_R
        move
                $a0, $s1
        jal
                twos_complement
        move
                $s1, $v0
determine_sign_of_R:
        1i
               $t8, Ox1F
        extract_nth_bit($s0, $a2, $t8)
        move
               $s2, $s5
        beq
               $s0, $zero, div_signed_end
        move
                $a0. $s5
        jal
                twos_complement
        move
                $s2, $v0
```

Figure 28: Determining the signs of the quotient and remainder

The signs of the quotient and remainder will be determined the aforementioned XOR operation between the original operands.

```
div_signed_end:
        move
                 $v0, $s1
                 $v1, $s2
        move
        1w
                 $fp, 60($sp)
        lw
                 $ra, 56($sp)
                 $a0, 52($sp)
        1w
        1w
                 $a1, 48($sp)
        1 w
                 $a2, 44($sp)
        lw
                 $a3, 40($sp)
                 $s0, 36($sp)
        lw
        lw
                 $s1, 32($sp)
        1 w
                 $s2, 28($sp)
                 $s3, 24($sp)
        lw
                 $s4, 20($sp)
        lw
        1w
                 $s5, 16($sp)
                 $s6, 12($sp)
        1w
        1w
                 $s7, 8($sp)
        addi
                 $sp, $sp, 60
        jr
                 $ra
```

Figure 29: div\_signed\_end

Please refer to diagram 23 to refresh the information provided in reading the code.

#### V. COMMON MISTAKES

A very common blunder when writing such code would be not taking the original signs of the operands into account when determining the signs of the result. When writing this code at one point, a XOR operation was performed with the two's compliment versions of the operands resulted in incorrect signs for the signed multiplication and division results.

One must also consider the fact that most procedures take \$a0 and \$a1 as parameters and results are saved in \$v0 and \$v1. A user must not forget to move the desired contents of a register to \$a0 and \$a1 to be used in a process such as add\_logical. One must also remember to move the results out of \$v0 and \$v1 and store it in another register if one wishes to use those values later.

Saving and restoring the stack frame is also very important for every procedure as an incorrect frame pointer would lead to erroneous results. Another big blunder in the restoration of the frame is the absence of jr \$ra. Without jr \$ra, the procedure would not return to the caller properly and may yield incorrect results as the memory location is not returned and observed properly by the caller.

## VI. MACROS AND OTHER PROCEDURES USED

```
.macro extract_nth_bit($regD, $regS, $regT)
       addi
               $t9, $zero, Oxl
       s11v
               $t9, $t9, $regT
       and
               $regD, $regS, $t9
       srlv
               $regD, $regD, $regT
end macro
.macro insert to nth bit ($regD, $regS, $regT, $maskReg)
               $maskReg, $zero, 0x1
       addi
               $maskReg, $maskReg, $regS
       sllv
       not
               $maskReg, $maskReg
       and
               $regD, $regD, $maskReg
                $maskReg, $zero, $regT
       sllv $maskReg, $maskReg, $regS
       or $regD, $regD, $maskReg
end_macro
```

Figure 30: Bit-inserting and Extracting Macros

These macros are used to extract bits of an operand to be used to AND the other operands to determine their unsigned bits, as well as their results' signs. extract\_nth\_bit takes a \$regD, which will be a resulting bit of 0 or 1, \$regS is the source of the bit to extract, and \$regT is the index of which \$regS to extract. Likewise, insert\_to\_nth\_bit takes a \$regD, which is the register of a bit to insert, \$regS is the source of the number to insert, \$regT is the index of which bit of \$regS to insert, and \$maskReg is a temporary register to help shift and save the bit to insert.

```
bit replicator:
       subi
                $sp, $sp, 16
        sw
                $fp, 16($sp)
        sw
                $ra, 12($sp)
                $a0, 8($sp)
        SW
        addi
                $fp, $sp, 16
                $v0, $a0, 0x00000000
        or
        bea
                $a0, $zero, bit_replicator_end
                $v0, 0xFFFFFFF
        1i
bit replicator end:
       1 w
                $fp. 16($sp)
                $ra, 12($sp)
       lw
                $a0, 8($sp)
        addi
                $sp, $sp, 16
       jr
                $ra
```

Figure 31: bit\_replicator

A bir replicator is used as sign extension for multiplication's LO and HI results to ensure both results are indeed 32-bit, together forming a 64-bit number in \$v0 and \$v1. It is similar to a mask.

```
twos_complement_if_neg:
                $sp, $sp, 16
                $fp, 16($sp)
        SW
                $ra. 12($sp)
        SW
                $a0, 8($sp)
        addi
                $fp, $sp, 16
                $v0, $a0
        move
        bat
                $a0, $zero, twos complement if neg end
        jal
                twos_complement
                $fp, 16($sp)
        lw
                $ra, 12($sp)
        1w
                $a0, 8($sp)
        addi
               $sp, $sp, 16
                $ra
```

Figure 32: twos\_complement\_if\_neg

This is the aforementioned gathering and obtainment of the two's complement of the operands for signed multiplication and signed division if the operands are negative. A cautionary step before these procedures is to save extra copies of the operands to XOR them and obtain the final result's signs.

## VII. RESULTS

Assemble and run the provided proj-auto-test.asm to check the implementation against actual results. The results of the logical procedures will be compared to the normal procedures.

```
normal⇒ 6 log
normal⇒ 2 log
normal⇒ HI:0 LO:8
                                                                                                                                                                                                                                                                                         logcal⇒ 6
logcal⇒ 2
   \begin{array}{lll} (4+2) \\ (4+2) \\ (4+2) \\ (4+2) \\ (4+2) \\ (4+2) \\ (15+-3) \\ (15--3) \\ (15--3) \\ (16+-3) \\ (-13+5) \\ (-13-5) \\ (-13+5) \\ (-13+5) \\ (-2+-8) \\ (-2+-8) \\ (-2+-8) \\ (-2+-8) \\ (-2+-8) \\ (-2+-8) \\ (-2+-8) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (-18+18) \\ (
                                                                                                                                              normal=> 2 togcal=> 2 (matched)
normal=> Hire LOr8 togical=> Hire LOr8
normal=> Ri8 Qr2 togical=> Ri8 Qr2
normal=> 13 (matched)
normal=> 19 togcal=> 19 (matched)
normal=> Hir-1 LOr-48 togical=> Hir-1 LOr-48
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Inatched
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [matched]
                                                                                                                                            Inatchedi
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [matched]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    [natched]
                                                                                                                                            normal=> HI:0 LU:10 | logical=> R:-2 U:0 | normal=> R:-2 U:0 | logical=> R:-2 U:0 | normal=> -12 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 U:0 | logical=> R:-2 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [natched]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [matched]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [matched]
                                                                                                                                                   normal=> R:0 0:1 logic:
normal=> 0 logical=> 0
normal=> -36 logical=> -36
normal=> HI:-1 L0:-324
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [satched]
                                                                                                                                                                                                                                                                                                                                                                                                                                 logical=> HI:-1 LO:-324
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            [matched]
                                                                                                                                              [matched]
(-18 / 18
(5 + -8)
(5 - -8)
(5 + -8)
(5 / -8)
(-19 + 3)
(-19 + 3)
(-19 + 3)
(-19 / 3)
(4 + 3)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [matched]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  [natched]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [matched]
                                                                                                                                                 normal== R:-1 L0:-57 Logical== R:-1 L0:-5

normal== 7 Logical== 7 [matched]

normal== 1 Logical== 1 [matched]

normal== R:1 L0:1 Logical== R:1 L0:1

normal== R:1 L0:1 Logical== R:1 L0:1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Inatched
      (4 + 3)
(4 - 3)
(4 + 3)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         [matched]
      (4 / 3)
(-26 + -64)
(-26 - -64)
(-26 + -64)
                                                                                                                                                   normal=> R:1 Q:1
normal=> -90 t
normal=> 38 t
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         [matched]
                                                                                                                                                   normal=> +81 4:1 togic
normal=> -90 togical=> -90
normal=> 38 togical=> 38
normal=> HI:0 L0:1664 togic
                                                                                                                                                                                                                                                                                                                                                        logical=> HI:0 LO:1664
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [matched]
      (-26 / -64)
                                                                                                                                                   normal=> R:-26 0:0
                                                                                                                                                                                                                                                                                                                                                        logical=> R:-26 D:0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  [matched]
```

Total passed 40 / 40
\*\*\* OVERALL RESULT PASS \*\*\*

If your implementation is correct, your result should show 40/40 passed with no errors.

# VIII. CONCLUSION

I've learned quite a lot through this project. The sheer amount of procedure and registers to use is staggering. The conventions, procedures, and branching methods used in this project are very useful knowledge in the path of compiler design for any future course in that regard. During the debugging process, I have learned to double and triple check

all registers used to make sure the correct copies of a variable or operand is saved, and is able to be used for a later process such as the sign check process of multiplication and division. This project made me reflect of how difficult digital circuits are to implement. Higher level languages such as Java and Scala have their work hidden from the user as the frame storing and restoration is handled by the compiler invisible to the user. I have deeply appreciated the knowledge I have gain in this project to allow dissection of other programming languages and discover their inner workings.

# References:

- [1] K. Patra. CS 47. Class Lecture, Topic: "Addition Subtraction Logic." San Jose State University, San Jose, CA, November 14, 2016.
- [2] K. Patra. CS 47. Class Lecture, Topic: "Multiplication Logic." San Jose State University, San Jose, CA, November 16, 2016.
- [3] K. Patra. CS 47. Class Lecture, Topic: "Division Logic." San Jose State University, San Jose, CA, November 21, 2016.