

DIGITAL DESIGN

ASSIGNMENT REPORT

ASSIGNMENT ID: 1

Student Name: 张嘉浩

Student ID: 12010423

PART 1: DIGITAL DESIGN THEORY

Provide your answers here:

- 1. (a) 16384 bytes
 - (b) 33554432 bytes
 - (c) 3435973837 bytes
- 2. 1111,1111,1111; 4095; FFF (unsigned)

1111,1111,1111; 2047; 7FF (signed)

- 3. (a) Divide 248 by 2 iteratively and get its remaining, 1111,1000
 - (b) Divide 248 by 16 iteratively and get its remaining, then considering every four digits, transform 8E directly to 1111,1000

"b" is faster (requires fewer operations), and the answer is 1111,1000.

4. (a) 9's: 7472,6963

10's: 7472,6964

(b) 9's: 3567,7389

10's: 3567,7390

- 5. (a) 3941
 - (b) 1100,0110,1011,1111
 - (c) 0011,1001,0100,0001
 - (d) 3941
- 6. (a) 10111.1001
 - (b) 1.1010,1010; 1.6640625; 5/3 = 1.66666667, the difference is 0.0026
 - (c) 1.AA; 1.6640625; the answer is the same, because it is not a repeating decimal which will not lose accuracy during conversion.
- 7. (a) 975
 - (b) 642



- (c) 713
- (d) 754
- (e) (2421)₁₀
- 8. (a) 4A
 - (b) DE
 - (c) 94
 - (d) 25
 - (e) B1
 - (f) B5
 - (g) 21

DESIGN

Describe the design of your system by providing the following information:

Verilog design (provide the Verilog code)

// 1bit

```
1
     'timescale 1ns / 1ps
 2
 3  module UnsignedAddition(addend, augend, sum_led);
 4
 5
     parameter WIDTH = 1;
 6
 7
       input[WIDTH-1:0] addend;
 8
       input[WIDTH-1:0] augend;
 9
       output[WIDTH:0] sum led;
       assign sum led = addend + augend;
10
11
12 A endmodule
13
```

// 2bit

```
'timescale 1ns / 1ps
 2
 3 in module UnsignedAddition(addend, augend, sum led);
 4
 5
     parameter WIDTH = 2;
 6
 7
       input[WIDTH-1:0] addend;
 8
       input[WIDTH-1:0] augend;
       output[WIDTH:0] sum_led;
 9
       assign sum led = addend + augend;
10
11
12 endmodule
13
```

Truth-table

| addend | augend | sum_led |
|--------|--------|-------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | (2)10/(10)2 |
| 00 | 00 | 00 |
| 00 | 01 | 01 |
| 00 | 10 | 10 |
| 00 | 11 | 11 |
| 01 | 00 | 01 |
| 01 | 01 | 10 |
| 01 | 10 | 11 |
| 01 | 11 | 100 |
| 10 | 00 | 10 |
| 10 | 01 | 11 |
| 10 | 10 | 100 |
| 10 | 11 | 101 |
| 11 | 00 | 11 |
| 11 | 01 | 100 |
| 11 | 10 | 101 |
| 11 | 11 | 110 |

SIMULATION

Describe how you build the test bench and do the simulation.

• Using Verilog (provide the Verilog code)

// 1 bit:

```
1
      'timescale 1ns / 1ps
 2
 3 \(\begin{align*}
\text{module UnsignedAddition_tb();}
\end{align*}
 4
 5
        parameter WIDTH = 1;
 6
        reg [WIDTH-1:0] addend_sim, augend_sim;
        wire [WIDTH:0] sum led sim;
 8
 9
        UnsignedAddition #(WIDTH) ua(
          .addend(addend sim),
10
          .augend(augend sim),
11
12
          .sum_led(sum_led_sim)
13
        );
14
15 🖯
        initial begin
16
          addend sim = 1'b0; augend sim = 1'b0;
17
          #10
18
          addend sim = 1'b1; augend sim = 1'b0;
19
          #10
20
          addend_sim = 1'b0; augend_sim = 1'b1;
21
22
          addend sim = 1'b1; augend sim = 1'b1;
23
          #10
          $finish();
24
25 🖨 end
26 endmodule
27
```

// 2bit:


```
28
     'timescale 1ns / 1ps
29
30 module UnsignedAddition tb();
31
       parameter WIDTH = 2;
       reg [WIDTH-1:0] addend sim, augend sim;
32
33
       wire [WIDTH:0] sum led sim;
34
35
       UnsignedAddition #(WIDTH) ua(
36
          .addend(addend sim),
37
          .augend(augend_sim),
38
         .sum_led(sum_led_sim)
39
40
41 🖯
       initial begin
         addend_sim = 2'b00; augend_sim = 2'b00;
42
43
          #10
44
         addend sim = 2'b00; augend sim = 2'b01;
45
46
         addend_sim = 2'b00; augend_sim = 2'b10;
47
48
          addend sim = 2'b00; augend sim = 2'b11;
49
50
         addend sim = 2'b01; augend sim = 2'b00;
51
52
         addend_sim = 2'b01; augend_sim = 2'b01;
53
         #10
          addend_sim = 2'b01; augend_sim = 2'b10;
54
55
          #10
56
          addend_sim = 2'b01; augend_sim = 2'b11;
57
          #10
58
          addend sim = 2'b10; augend sim = 2'b00;
59
          #10
          addend sim = 2'b10; augend sim = 2'b01;
60
61
62
          addend sim = 2'b10; augend sim = 2'b10;
63
          #10
64
          addend_sim = 2'b10; augend_sim = 2'b11;
65
          #10
66
          addend_sim = 2'b11; augend_sim = 2'b00;
67
68
         addend_sim = 2'b11; augend_sim = 2'b01;
69
70
          addend_sim = 2'b11; augend_sim = 2'b10;
71
72
          addend sim = 2'b11; augend sim = 2'b11;
73
          #10
74
          $finish();
75 🗎
         end
76
77 endmodule
78
```

Wave form of simulation result (provide screen shots)

//1bit



//2bit



 The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation.

The result in the wave form is the same as the value in the truth-table if converted from decimal number system to binary system.

For example,

Addend = 0, augend = 0, sum_led = 0(truth-table), sum_led = 0(wave form)

Addend = 11, augend = 11, sum_led = 110(truth-table), sum_led = 6(wave form)

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- Problems and solutions
- 1. Using the parameter for the first time is a little bit difficult for me. Nevertheless, after referring to the discussion in the group and the Q&A in the document, I'm able to use parameter properly.
- 2. Even the last simulation needs to have a "#10" behind when reaching the "\$finish()" statement, or it will not be displayed in the behavioral simulation.
- 3. Being not familiar enough with Verilog, when Vivado display the message that "Syntax error near..." is sometimes not enough for me (not as intelligent as IDEA).

 Requires more careful speculation into the syntax error.

PART 2: DIGITAL DESIGN LAB (TASK2)

DESIGN

Describe the design of your system by providing the following information:

Verilog design while using data flow (provide the Verilog code)

```
// Use data flow to prove the 1st equation
```

```
//1bit
```

```
1
       `timescale 1ns / 1ps
 2
 3
 4 🖯 module distributive1bit df(
 5
         input a,
 6
         input b,
 7
         input c,
 8
         output q1,
 9
         output q2
10
11
12
         assign q1 = a & (b \mid c);
13
         assign q2 = (a \& b) | (a \& c);
14
15 \(\hat{\text{\text{-}}}\) endmodule
16
```



//2bit

```
1
      `timescale 1ns / 1ps
 2
 3 	☐ module distributive2bit df #(parameter width = 2)(
 4
        input [width-1:0] a,
        input [width-1:0] b,
 5
        input [width-1:0] c,
 6
 7
        output [width-1:0] q1,
 8
        output [width-1:0] q2
 9
        );
10
        assign q1 = a & (b | c);
11
12
        assign q2 = (a \& b) | (a \& c);
13
14 \( \end{array}\) endmodule
15
```

Verilog design while using structured design (provide the Verilog code)

// Use structured design to prove the 2nd equation

```
//1bit
 1
      `timescale 1ns / 1ps
 2
 3
 4 module distributive1bit_sd(A, B, C, q1, q2);
 5
     input A,B,C;
     output q1,q2;
 6
 7
     wire o BandC, o AorB, o AorC;
 8
 9
     and and1(o_BandC, B, C);
     or or1(o AorB, A, B);
10
     or or2(o_AorC, A, C);
11
12
     //final
13
     or or3(q1,A,o_BandC);
14
15
     and and2(q2,o AorB,o AorC);
16
17 endmodule
18
```

```
1
      'timescale 1ns / 1ps
 2
 3 in module distributive2bit sd
      #(parameter width=2) (
 4
        input [width-1:0] A,
 5
 6
        input [width-1:0] B,
 7
        input [width-1:0] C,
 8
        output [width-1:0] q1,
 9
        output [width-1:0] q2
10
      );
        wire [width-1:0] o AorC;
11
        wire [width-1:0] o AorB;
12
13
        wire [width-1:0] o BandC;
14
15
        and and 1 0(o BandC[0], B[0], C[0]);
16
        and and 1 (o BandC[1], B[1], C[1]);
17
        or or1 0(o AorB[0], A[0], B[0]);
        or or1 1(o AorB[1], A[1], B[1]);
18
        or or 2 0(o AorC[0], A[0], C[0]);
19
20
        or or 2 1(o AorC[1], A[1], C[1]);
21
22
        //final
23
        or or3_0(q1[0], A[0], o_BandC[0]);
24
        or or3_1(q1[1], A[1], o_BandC[1]);
25
        and and 2 0(q2[0], o AorB[0], o AorC[0]);
26
        and and 2 1(q2[1], o AorB[1], o AorC[1]);
27
28 endmodule
29 :
```

Truth-table

| Α | В | С | q1 | q2 | q3 | q4 |
|----|-----|-----|-----|----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | 00 | |
| 00 | 00 | 00 | 00 | 00 | | 00 |
| 00 | 00 | 01 | 00 | 00 | 00 | 00 |
| 00 | 00 | 10 | 00 | 00 | 00 | 00 |
| 00 | 00 | 11 | 00 | 00 | 00 | 00 |
| 00 | 01 | 00 | 00 | 00 | 00 | 00 |
| 00 | 01 | 01 | 00 | 00 | 01 | 01 |
| 00 | 01 | 10 | 00 | 00 | 00 | 00 |
| 00 | 01 | 11 | 00 | 00 | 01 | 01 |
| 00 | 10 | 00 | 00 | 00 | 00 | 00 |
| 00 | 10 | 01 | 00 | 00 | 00 | 00 |
| 00 | 10 | 10 | 00 | 00 | 10 | 10 |
| | | | | | | |
| 00 | 10 | 11 | 00 | 00 | 10 | 10 |
| 00 | 11 | 00 | 00 | 00 | 00 | 00 |
| 00 | 11 | 01 | 00 | 00 | 01 | 01 |
| 00 | 11 | 10 | 00 | 00 | 10 | 10 |
| 00 | 11 | 11 | 00 | 00 | 11 | 11 |
| 01 | 00 | 00 | 00 | 00 | 00 | 00 |
| 01 | 00 | 01 | 01 | 01 | 01 | 01 |
| 01 | 00 | 10 | 00 | 00 | 01 | 01 |
| 01 | 00 | 11 | 01 | 01 | 01 | 01 |
| | | | | | | |
| 01 | 01 | 00 | 01 | 01 | 01 | 01 |
| 01 | 01 | 01 | 01 | 01 | 01 | 01 |
| 01 | 01 | 10 | 01 | 01 | 01 | 01 |
| 01 | 01 | 11 | 01 | 01 | 01 | 01 |
| 01 | 10 | 00 | 00 | 00 | 01 | 01 |
| 01 | 10 | 01 | 01 | 01 | 01 | 01 |
| 01 | 10 | 10 | 00 | 00 | 11 | 11 |
| 01 | 10 | 11 | 01 | 01 | 11 | 11 |
| 01 | 11 | 00 | 01 | 01 | 01 | 01 |
| 01 | 11 | 01 | 01 | 01 | 01 | 01 |
| | | | | 01 | 11 | |
| 01 | 11 | 10 | 01 | | | 11 |
| 01 | 11 | 11 | 01 | 01 | 11 | 11 |
| 10 | 00 | 00 | 00 | 00 | 10 | 10 |
| 10 | 00 | 01 | 00 | 00 | 10 | 10 |
| 10 | 00 | 10 | 10 | 10 | 10 | 10 |
| 10 | 00 | 11 | 10 | 10 | 10 | 10 |
| 10 | 01 | 00 | 00 | 00 | 10 | 10 |
| 10 | 01 | 01 | 00 | 00 | 11 | 11 |
| 10 | 01 | 10 | 10 | 10 | 10 | 10 |
| 10 | 01 | 11 | 10 | 10 | 11 | 11 |
| 10 | 10 | 00 | 10 | 10 | 10 | 10 |
| | 4.0 | 0.4 | 4.0 | | 4.0 | 4.0 |
| 10 | 10 | 01 | 10 | 10 | 10 | 10 |
| 10 | 10 | 10 | 10 | 10 | 10 | 10 |
| 10 | 10 | 11 | 10 | 10 | 10 | 10 |
| 10 | 11 | 00 | 10 | 10 | 10 | 10 |
| 10 | 11 | 01 | 10 | 10 | 11 | 11 |
| 10 | 11 | 10 | 10 | 10 | 10 | 10 |
| 10 | 11 | 11 | 10 | 10 | 11 | 11 |
| 11 | 00 | 00 | 00 | 00 | 11 | 11 |
| 11 | 00 | 01 | 01 | 01 | 11 | 11 |
| | | | | 10 | | |
| 11 | 00 | 10 | 10 | | 11 | 11 |
| 11 | 00 | 11 | 11 | 11 | 11 | 11 |
| 11 | 01 | 00 | 01 | 01 | 11 | 11 |
| 11 | 01 | 01 | 01 | 01 | 11 | 11 |
| 11 | 01 | 10 | 11 | 11 | 11 | 11 |
| 11 | 01 | 11 | 11 | 11 | 11 | 11 |
| 11 | 10 | 00 | 10 | 10 | 11 | 11 |
| 11 | 10 | 01 | 11 | 11 | 11 | 11 |
| 11 | 10 | 10 | 10 | 10 | 11 | 11 |
| 11 | | | | | | |
| | 10 | 11 | 11 | 11 | 11 | 11 |
| 11 | 11 | 00 | 11 | 11 | 11 | 11 |
| 11 | 11 | 01 | 11 | 11 | 11 | 11 |
| 11 | 11 | 10 | 11 | 11 | 11 | 11 |
| 11 | 11 | 11 | 11 | 11 | 11 | 11 |
| | | | | | | |

Describe how you build the test bench and do the simulation.

• Using Verilog (provide the Verilog code)

// distributive1bit_dataflow (1st case)

```
`timescale 1ns / 1ps
 2
 3
      module distributive1bit_df_sim();
 4
        reg sima, simb, simc;
        wire simq1, simq2;
        distributive1bit_df u_df(
        .a(sima), .b(simb), .c(simc), .q1(simq1), .q2(simq2) );
 8
 9
        initial
10
        begin
11
        sima = 0;
12
        simb = 0;
13
        simc = 0;
        #10
14
15
        sima = 0;
        simb = 0;
16
        simc = 1;
17
18
        #10
19
        sima = 0;
20
        simb = 1;
21
        simc = 0;
22
        #10
        sima = 0;
        simb = 1;
25
        simc = 1;
        #10
26
        sima = 1;
28
        simb = 0;
29
        simc = 0;
30
        #10
31
        sima = 1;
        simb = 0;
32
33
        simc = 1;
        #10
35
        sima = 1;
        simb = 1;
37
        simc = 0;
38
        #10
        sima = 1;
39
40
        simb = 1;
41
        simc = 1;
        #10
42
43
        $finish();
44
        end
45
      endmodule
```

//distributive2bit_dataflow (1st case)

```
'timescale 1ns / 1ps
                                                                      70
                                                                                 \{sima, simb, simc\} = 6'b011110;
                                                                      71
                                                                                 #10
 3 in module distributive2bit_df_sim();
                                                                      72
                                                                                 \{sima, simb, simc\} = 6'b0111111;
        reg [1:0] sima, simb, simc;
                                                                      73
                                                                                 #10
        wire [1:0] simq1, simq2;
                                                                      74
                                                                                 \{sima, simb, simc\} = 6'b100000;
 6
        distributive2bit df u df(
                                                                      75
        .a(sima), .b(simb), .c(simc), .q1(simq1), .q2(simq2));
                                                                      76
                                                                                 \{sima, simb, simc\} = 6'b100001;
 8 0
                                                                                 #10
 9 🖨
                                                                      78
                                                                                 {sima, simb, simc} = 6'b100010;
           begin
10
           \{sima, simb, simc\} = 6'b0000000;
                                                                      79
                                                                                 #10
           #10
                                                                      80
                                                                                 \{sima, simb, simc\} = 6'b100011;
12
           \{sima, simb, simc\} = 6'b000001;
                                                                      81
                                                                                 #10
13
                                                                      82
                                                                                 \{sima, simb, simc\} = 6'b100100;
14
           {sima, simb, simc} = 6'b000010;
15
                                                                                 \{sima, simb, simc\} = 6'b100101;
                                                                      85
16
          {sima, simb, simc} = 6'b000011;
                                                                                 #10
                                                                                 {sima, simb, simc} = 6'b100110;
                                                                      86
           #10
                                                                      87
18
           \{sima, simb, simc\} = 6'b000100;
                                                                                 #10
19
           #10
                                                                      88
                                                                                 \{sima, simb, simc\} = 6'b100111;
20
           {sima, simb, simc} = 6'b000101;
                                                                      89
                                                                                 #10
                                                                      90
                                                                                 \{sima, simb, simc\} = 6'b101000;
21
                                                                      91
22
           {sima, simb, simc} = 6'b000110;
23
                                                                                 \{sima, simb, simc\} = 6'b101001;
           #10
                                                                      93
           \{sima, simb, simc\} = 6'b000111;
24
25
                                                                      94
                                                                                 {sima, simb, simc} = 6'b101010;
           #10
26
           \{sima, simb, simc\} = 6'b001000;
                                                                      95
                                                                                 #10
27
                                                                      96
                                                                                 \{sima, simb, simc\} = 6'b101011;
28
                                                                      97
                                                                                 #10
           \{sima, simb, simc\} = 6'b001001;
29
                                                                      98
                                                                                 {sima, simb, simc} = 6'b101100;
                                                                      99
30
                                                                                 #10
          {sima, simb, simc} = 6'b001010;
                                                                     100
                                                                                 \{sima, simb, simc\} = 6'b101101;
31
           #10
                                                                     101
                                                                                 #10
32
          {sima, simb, simc} = 6'b001011;
                                                                     102
                                                                                 {sima, simb, simc} = 6'b101110:
33
           #10
                                                                     103
                                                                                 #10
34
           {sima, simb, simc} = 6'b001100;
35
                                                                     104
                                                                                 \{sima, simb, simc\} = 6'b1011111;
                                                                     105
                                                                                 #10
36
           {sima, simb, simc} = 6'b001101;
                                                                     106
                                                                                 {sima, simb, simc} = 6'b110000;
37
           #10
                                                                     107
           \{sima, simb, simc\} = 6'b001110;
38
                                                                     108
                                                                                 {sima, simb, simc} = 6'b110001;
39
           #10
40
           \{sima, simb, simc\} = 6'b001111;
                                                                     110
                                                                                 {sima, simb, simc} = 6'b110010;
41
                                                                                 #10
42
           {sima, simb, simc} = 6'b010000;
                                                                     111
                                                                     112
                                                                                 \{sima, simb, simc\} = 6'b110011;
43
                                                                     113
                                                                                 #10
44
          {sima, simb, simc} = 6'b010001;
                                                                     114
                                                                                 {sima, simb, simc} = 6'b110100;
45
           #10
                                                                     115
                                                                                 #10
46
           {sima, simb, simc} = 6'b010010;
                                                                                 \{sima, simb, simc\} = 6'b110101;
47
           #10
                                                                     117
48
           {sima, simb, simc} = 6'b010011;
                                                                     118
                                                                                 {sima, simb, simc} = 6'b110110;
49
                                                                     119
                                                                                 #10
50
           {sima, simb, simc} = 6'b010100;
                                                                                 {sima, simb, simc} = 6'b110111:
51
           #10
                                                                     121
                                                                                 #10
52
          {sima, simb, simc} = 6'b010101;
                                                                     122
                                                                                 {sima, simb, simc} = 6'b111000;
53
           #10
                                                                     123
54
           {sima, simb, simc} = 6'b010110;
                                                                     124
                                                                                 \{sima, simb, simc\} = 6'b111001;
55
                                                                     125
56
           {sima, simb, simc} = 6'b010111;
                                                                     126
                                                                                 \{sima, simb, simc\} = 6'b111010;
57
                                                                     127
                                                                                 #10
58
          {sima, simb, simc} = 6'b011000;
                                                                     128
                                                                                 \{\text{sima, simb, simc}\} = 6'b111011;
59
           #10
                                                                     129
                                                                                 #10
60
           \{sima, simb, simc\} = 6'b011001;
                                                                     130
                                                                                 {sima, simb, simc} = 6'b111100;
61
           #10
                                                                     131
                                                                                 #10
62
           {sima, simb, simc} = 6'b011010;
                                                                     132
                                                                                 {sima, simb, simc} = 6'b111101;
63
                                                                     133
64
           {sima, simb, simc} = 6'b011011;
                                                                     134
                                                                                 {sima, simb, simc} = 6'b111110;
65
           #10
                                                                     135
                                                                                 #10
           {sima, simb, simc} = 6'b011100;
66
                                                                                 \{sima, simb, simc\} = 6'b111111;
                                                                     136
67
           #10
                                                                     137
                                                                                 #10
68
           {sima, simb, simc} = 6'b011101;
                                                                     138
                                                                                 $finish();
69
                                                                     139 🖨
                                                                                 end
           {sima, simb, simc} = 6'b011110;
                                                                     140 endmodule
```



//distributive1bit_StructureDesign (2nd equation)

```
'timescale 1ns / 1ps
 1
 2
     module distributive1bit_sd sim();
 3
 4
      reg A,B,C;
 5
      wire q1,q2;
      distributive1bit_sd usd(A,B,C,q1,q2);
 6
 7
     initial
 8
 9
        begin
10
          {A,B,C} = 3'b000;
11
          #10
12
          {A,B,C} = 3'b001;
13
          #10
14
          {A,B,C} = 3'b010;
15
          #10
16
          {A,B,C} = 3'b011;
17
          #10
18
          {A,B,C} = 3'b100;
19
          #10
20
          {A,B,C} = 3'b101;
21
          #10
22
          {A,B,C} = 3'b110;
23
          #10
24
          {A,B,C} = 3'b111;
25
          #10
26
          $finish(0);
27
        end
28
      endmodule
29
```

//distributive2bit_StructureDesign (2nd equation)

```
'timescale 1ns / 1ps
                                                           71
                                                                      #10
                                                           72
                                                                      {A, B, C} = 6'b0111111;
      module distributive2bit sd sim ();
                                                           73
     reg [1:0] A,B,C;
                                                           74
                                                                      {A, B, C} = 6'b100000;
     wire [1:0] q1,q2;
                                                           75
                                                                      #10
6
      distributive2bit_sd usd(A,B,C,q1,q2);
                                                           76
                                                                      {A, B, C} = 6'b100001;
                                                           77
                                                                      #10
                                                           78
                                                                      {A, B, C} = 6'b100010;
9
     begin
                                                                      #10
          \{A, B, C\} = 6'b000000;
                                                                      {A, B, C} = 6'b100011;
                                                           80
11
          #10
                                                           81
                                                                      #10
12
          {A, B, C} = 6'b000001;
                                                           82
                                                                      \{A, B, C\} = 6'b100100;
13
          #10
                                                           83
          {A, B, C} = 6'b000010;
14
                                                                      \{A, B, C\} = 6'b100101;
15
          #10
                                                           85
                                                                      #10
          {A, B, C} = 6'b000011;
                                                                      \{A, B, C\} = 6'b100110;
                                                           86
17
                                                           87
                                                                      #10
          \{A, B, C\} = 6'b000100;
18
                                                           88
                                                                      {A, B, C} = 6'b100111;
19
          #10
                                                                      #10
20
          {A, B, C} = 6'b000101;
                                                           90
                                                                      \{A, B, C\} = 6'b101000;
21
                                                           91
                                                                      #10
22
          \{A, B, C\} = 6'b000110;
                                                           92
                                                                      {A, B, C} = 6'b101001;
23
          #10
                                                           93
                                                                      #10
24
          {A, B, C} = 6'b000111;
                                                                      \{A, B, C\} = 6'b101010;
25
          #10
                                                           95
                                                                      #10
          \{A, B, C\} = 6'b001000;
                                                                      {A, B, C} = 6'b101011;
                                                           96
27
          #10
                                                           97
                                                                      #10
28
          {A, B, C} = 6'b001001;
                                                           98
                                                                      \{A, B, C\} = 6'b101100;
29
          #10
30
          {A, B, C} = 6'b001010;
                                                          100
                                                                      {A, B, C} = 6'b101101;
31
                                                          101
                                                                      #10
32
          {A, B, C} = 6'b001011;
                                                          102
                                                                      \{A, B, C\} = 6'b101110;
33
          #10
                                                          103
                                                                      #10
34
          \{A, B, C\} = 6'b001100;
                                                                      \{A, B, C\} = 6'b101111;
35
          #10
                                                          105
                                                                      #10
36
          \{A, B, C\} = 6'b001101;
                                                          106
                                                                      {A, B, C} = 6'b110000;
37
          #10
                                                                      #10
38
          \{A, B, C\} = 6'b001110;
                                                          108
                                                                      {A, B, C} = 6'b110001;
39
          #10
                                                          109
40
          {A, B, C} = 6'b001111;
                                                                      {A, B, C} = 6'b110010;
                                                          110
41
          #10
                                                          111
                                                                      #10
          \{A, B, C\} = 6'b010000;
42
                                                          112
                                                                      {A, B, C} = 6'b110011;
43
          #10
                                                          113
                                                                      #10
44
          {A, B, C} = 6'b010001;
                                                          114
                                                                      \{A, B, C\} = 6'b110100;
45
                                                          115
                                                                      #10
46
          {A, B, C} = 6'b010010;
                                                          116
                                                                      {A, B, C} = 6'b110101;
47
          #10
                                                          117
                                                                      #10
48
          {A, B, C} = 6'b010011;
                                                          118
                                                                      {A, B, C} = 6'b110110;
49
          #10
                                                          119
          \{A, B, C\} = 6'b010100;
                                                          120
                                                                      \{A, B, C\} = 6'b110111;
51
          #10
                                                          121
                                                                      #10
          {A, B, C} = 6'b010101;
52
                                                          122
                                                                      {A, B, C} = 6'b111000;
53
          #10
                                                          123
                                                                      #10
54
          {A, B, C} = 6'b010110;
                                                          124
                                                                      {A, B, C} = 6'b111001;
55
          #10
                                                          125
                                                                      #10
56
          {A, B, C} = 6'b010111;
                                                          126
                                                                      {A, B, C} = 6'b111010;
57
          #10
                                                          127
                                                                      #10
58
          {A, B, C} = 6'b011000;
                                                          128
                                                                      {A, B, C} = 6'b111011;
59
                                                          129
60
          {A, B, C} = 6'b011001;
                                                          130
                                                                      \{A, B, C\} = 6'b111100;
61
          #10
                                                          131
                                                                      #10
62
          \{A, B, C\} = 6'b011010;
                                                          132
                                                                      {A, B, C} = 6'b111101;
63
          #10
                                                          133
                                                                      #10
          {A, B, C} = 6'b011011;
                                                          134
                                                                      {A, B, C} = 6'b111110;
65
          #10
                                                          135
                                                                      #10
66
          \{A, B, C\} = 6'b011100;
                                                          136
                                                                      {A, B, C} = 6'b1111111;
67
          #10
                                                          137
                                                                      #10
68
          {A, B, C} = 6'b011101;
                                                          138
                                                                      $finish();
                                                          139
          {A, B, C} = 6'b011110;
70
                                                          140
                                                                 endmodule
                                                          141
          #10
```



Wave form of simulation result (provide screen shots)

//Data flow

//1bit




//2bit



//Structure Design

//1bit



//2bit



 The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation Focusing on A, B, C, q1, q2, on data flow, the value in the truth table is literally the value of the simulation result, which change from the decimal number system to the binary number system.

For example,

Focusing on A, B, C, q3, q4, on structure design, the value in the truth table is literally the value of the simulation result, which change from the decimal number system to the binary number system.

For example,

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- Problems and solutions
- 1. Due to the lack of familiarity of Verilog grammar, I sometimes need to refer to the lab slides when coding. Such as exemplifying and binding the variable in design sources to simulation sources.
- 2. The lack of familiarity when dealing with multi-bits. I review the lecture the watch the lab video on blackboard which finally dispel my uncertainty.
- 3. I encounter the problem that there's no syntax error but when I attempt to run behavioral simulation, the error exists. I watch the video that the instructor record



on blackboard, learnt to find the error in "log" file and "show message below", which made me soon solve the problem.