

### **DIGITAL DESIGN**

## **ASSIGNMENT REPORT**

**ASSIGNMENT ID: 12010423** 

Student Name: 张嘉浩


Student ID: 12010423



#### PART 1: DIGITAL DESIGN THEORY

#### Provide your answers here:

张嘉浩 12010423.



(a) 
$$AND - OR : F = AB' + AD + C'D + B'C'$$

(b) NOR-OR: 
$$F = (A'+B)' + (A'+D')' + (C+D')' + (B+C)'$$

(d) 
$$OR - AND : F' = A'C + BD'$$
  
 $F = (A+C')(B'+D)$ 



2. 4 bit parity generator:

1 Truth - table.

	110	Con	(-		
	Α	B	C	D	P
•	0	0	0	0	0
	0	0	0	1	0
	0	0	l	0	0
	0	0	l	1	1
	0	1	0	0	0
	0	l	0	1	1
	0	l	l	0	(
	O	l	l	1	0
	1	0	0	0	0
	1	0	0	1	I
	1	0	1	0	(
	l	0	l	1	0
	l	1	0	0	1
	1	1	0	1	0
	١	ļ		۱ (	0 (0
	l	١		۱ ا	1


3 bit parity checker. 2 Truth - table

2) Truth - table	
ABCP	R.
0 0 0 0	1
0001	0
00 10	0
0011	
0100	0
0101	1
0110	1 1 0
0111	
1000	0
1001	1
1010	1
(0 ()	0
1100	1
1101	0
1110	0
1111	1
	ı


## Z, @ Simplification.

7

Both can be somsimplified to the same logic equation (same Kmap).




3) Both shared the same logic diagram as below




	Y		input			output		
_	Χ	· y	Z	Α	B	C		
_	0	0	0	0		0		
	0	0	1 🍇	0	1			
	O	.1	0	1	0	0		
_	_0	*			0	1		
_	-	Ō	0	D	1	- 1		
		0		1	0	0		
_		1	0	1	0	1		
			1	1	1	0		

	XYZ	00	01	(1	10
A۶	0	0	0	1	1
χ	1	0	1	1]	T

# 3. Circuit diagram.



4.  $A_{2} A_{1} A_{0} \qquad C_{0} = A_{0}B_{0}$   $X \qquad B_{2} B_{1} B_{0} \qquad C_{1} = A_{1}B_{0} + A_{0}B_{1}$   $A_{2}B_{0} A_{1}B_{0} A_{0}B_{0} \qquad C_{2} = A_{2}B_{0} + A_{1}B_{1} + A_{0}B_{2}$   $A_{2}B_{1} A_{1}B_{1} A_{0}B_{1} \qquad C_{3} = A_{2}B_{1} + A_{1}B_{2}$   $C_{5} C_{4} C_{3} C_{2} C_{1} C_{0}$   $C_{6} = A_{0}B_{0}$   $C_{1} = A_{1}B_{0} + A_{0}B_{1}$   $C_{2} = A_{2}B_{0} + A_{1}B_{1} + A_{0}B_{2}$   $C_{3} = A_{2}B_{1} + A_{1}B_{2}$   $C_{4} = A_{2}B_{2}$ 



5. (a)  $F(A, B, C, D) = \sum (1, 3, 5, 8, 10, 14)$  $= 0 \times A'B'C'D' + (1 \times A'B'C'D + 0 \times A'B'CD' + 1 \times A'B'CD + 0 \times A'BC'D' + 1 \times A'BC'D' + 0 \times A'BCD' + 0 \times A'BCD'$ 


 $= m_0 \times 0 + m_1 \times 1 + m_2 \times 0 + m_3 \times 1 + m_4 \times 0 + m_5 \times 1 + m_6 \times 0 + m_7 \times 0 + m_8 \times 1 + m_9 \times 0 + m_{10} \times 0 + m_{11} \times 0 + m_{12} \times 0 + m_{13} \times 0 + m_{14} \times 1 + m_{15} \times 0.$ 


(b) 
$$F(A,B,C,D) = \prod (4,7,11)$$
  
=  $\sum (0,1,2,3,5,6,8,9,10,12,13,14,15)$ 


= I×A'B'C'D' + I×A'B'C'D + I×A'B'CD' + I×A'B'CD + 0×A'BC'D' + I×A'BC'D+
[×A'BCD' + 0×A'BCD + I×AB'C'D' + I×AB'CD' + 0×AB'CD +
[×ABC'D' + I×ABC'D + I×ABCD' + I×ABCD]

 $= m_0 \times 1 + m_1 \times 1 + m_2 \times 1 + m_3 \times 1 + m_4 \times 0 + m_5 \times 1 + m_6 \times 1 + m_7 \times 0 + m_8 \times 1 + m_6 \times 1 + m_{12} \times 1 + m_{13} \times 1 + m_{15} \times 1 + m_{15$ 









#### PART 2: DIGITAL DESIGN LAB (TASK1)

#### **DESIGN**

#### (This part is always REQUIRED)

Describe the design of your system by providing the following information:

Verilog design (provide the Verilog code)

```
1
          timescale 1ns / 1ps
 2
 3 🖨
          module decoder 74138 (A,B,C,G1, G2a, G2b, Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7);
 4
            input A, B, C;
 5
            input G1, G2a, G2b;
 6
            output reg Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7;
 7
 8 🗀 🔾
            always @ (*)
 9 🖨
            begin
10 🖯 🔾
            if (G1 & G2a & G2b)
11 🖯
              begin
12 🖯 🔾
                case ({A, B, C})
13
      0
                  3'b000: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0000000001;
14
      0
                  3'b001: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0000 0010;
      0
15
                  3'b010: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0000 0100;
      0
16
                  3'b011: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0000 1000;
      0
17
                  3'b100: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0001 0000;
      0
                  3'b101: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0010 0000;
18
      0
19
                  3'b110: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b01000000;
      0
20
                  3'b111: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b1000 0000;
      0
21
                  default: {Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7} = 8'b0000 0000;
22 🗎
                 endcase
23 🗎
              end
24
              else
25 🖯
                begin
26 : 0
                  \{Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7\} = 8'b0000 0000;
27 🗎
                end
28 🗎
            end
29 🗎
          endmodule
```

#### **SIMULATION**

#### (This part is optional depending on the requirement of the lab task)

Describe how you build the test bench and do the simulation.

Using Verilog (provide the Verilog code)




```
module decoder 76138 tb();
  reg A, B, C, G1, G2a, G2b;
  wire Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7;
  decoder 74138 s(A, B, C,G1, G2a, G2b,Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7);
  initial begin
    {G1, G2a, G2b}=3'b011;
    \{A, B, C\}=3'b000;
  #10 {G1, G2a, G2b}=3'b100;
  repeat(7)
    begin
      #10 \{A, B, C\} = \{A, B, C\} + 1;
    end
    #10
  $finish;
  end
endmodule
```

```
`timescale 1ns / 1ps
 21
22
23 module decoder 4 16 tb(
24
25
        reg A, B, C, G1, G2a, G2b;
26
        wire Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7;
27
        decoder sim(A, B, C,G1, G2a, G2b, Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7);
28 🖯
        initial begin
29
        {G1, G2a, G2b}=3'b011;
30
        \{A, B, C\}=3'b000;
31
        #10 {A, B, C}=3'b100;
32 ⊟
       repeat(7)
33 ⊟
        begin
34
        #10 \{A, B, C\} = \{A, B, C\} + 1;
35 🖹
       end
        $finish;
36
37
38 🖹
        end
     endmodule
39 🗎
40
```

Wave form of simulation result (provide screen shots)
 Really sorry that I failed to get the correct result, I asked my
 classmates and SA but I still cannot solve it. I'll be so happy if I will not



lose too much mark on this.



• The description on whether the simulation result is same as the truthtable, is the function of the design meet the expectation.

#### CONSTRAINT FILE AND THE TESTING

#### (This part is optional depending on the requirement of the lab task)

Describe how you test your design on the Minisys Practice platform.

 Constraint file (provide the screen shots on the feature of a pin and the binding info between pins and the input /output ports)

```
set property IOSTANDARD LVCMOS33 [get ports {A}]
 2 | set property IOSTANDARD LVCMOS33 [get ports {B}]
 3 set property IOSTANDARD LVCMOS33 [get ports {C}]
4 :
    set property IOSTANDARD LVCMOS33 [get ports {D}]
 5 ¦
    set property IOSTANDARD LVCMOS33 [get ports {Y[0]}]
 6 :
    set property IOSTANDARD LVCMOS33 [get ports {Y[1]}]
 7:
    set property IOSTANDARD LVCMOS33 [get ports {Y[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {Y[3]}]
9 :
    set property IOSTANDARD LVCMOS33 [get ports {Y[4]}]
10
    set property IOSTANDARD LVCMOS33 [get ports {Y[5]}]
11 :
    set property IOSTANDARD LVCMOS33 [get ports {Y[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {Y[7]}]
12
    set property IOSTANDARD LVCMOS3B [get ports {Y[8]}]
13 :
    set property IOSTANDARD LVCMOS33 [get ports {Y[9]}]
14:
15 :
    set property IOSTANDARD LVCMOS33 [get ports {Y[10]}]
16
    set property IOSTANDARD LVCMOS33 [get ports {Y[11]}]
17
    set property IOSTANDARD LVCMOS33 [get ports {Y[12]}]
18
    set property IOSTANDARD LVCMOS33 [get ports {Y[13]}]
19
    set property IOSTANDARD LVCMOS33 [get ports {Y[14]}]
    set property IOSTANDARD LVCMOS33 [get_ports {Y[15]}]
20 :
21
22 :
    set property PACKAGE PIN Y9 [get ports {A}]
23
    set property PACKAGE PIN W9 [get ports {B}]
24
    set property PACKAGE PIN Y7 [get ports {C}]
25
    set property PACKAGE PIN Y8 [get ports {D}]
26
27
    set property PACKAGE PIN A21 [get ports {Y0}]
28 :
    set property PACKAGE PIN E22 [get ports {Y1}]
29:
    set property PACKAGE PIN D22 [get ports {Y2}]
30
    set property PACKAGE PIN E21 [get ports {Y3}]
31
    set property PACKAGE PIN D21 [get ports {Y4}]
32
    set property PACKAGE PIN G21 [get ports {Y5}]
33 :
    set property PACKAGE PIN G22 [get ports {Y6}]
34 :
    set property PACKAGE PIN F21 [get ports {Y7}]
35 :
    set property PACKAGE PIN J17 [get ports {Y8}]
36 :
    set property PACKAGE PIN L14 [get ports {Y9}]
37
    set property PACKAGE PIN L15 [get ports {Y10}]
38
    set property PACKAGE PIN L16 [get ports {Y11}]
39
    set property PACKAGE PIN K16 [get ports {Y12}]
40
    set property PACKAGE PIN M15 [get ports {Y13}]
41 :
    set property PACKAGE PIN M16 [get ports {Y14}]
42 | set property PACKAGE PIN M17 [get ports {Y15}]
```




• The testing result (provide the screen shots (at least 3 testing scene) to show state of inputs and outputs along with the related descriptions.



• 0000, default, the first is on



0111, the 8<sup>th</sup> is on



0101, the sixth is on



#### THE DESCRIPTION OF OPERATION

# (This part is always REQUIRED unless you can get full marks for this lab task)

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- Problems and solutions
- I don't have enough knowledge for decoder and I failed to design the testbench when I was doing this experiment.
- I studied combinational logic and asked my friends for help, and they gave me ideas.

#### PART 2: DIGITAL DESIGN LAB (TASK2)

#### **DESIGN**

Describe the design of your system by providing the following information:



```
1 : 'timescale 1ns / 1ps
 21
22 (module mux74151(EN, S2, S1, S0, D7, D6, D5, D4, D3, D2, D1, D0, Y, W);
23
       input EN, S2, S1, S0;
24
      input D7, D6, D5, D4, D3, D2, D1, D0;
25 !
      output reg Y; output W;
26 🖯
     always @* begin
27 🖯
         if(\sim EN)
28
            case({S2, S1, S0})
29
              3'b0000: Y = D0;
30
              3'b001: Y = D1;
31
              3'b010: Y = D2;
32
             3'b011: Y = D3;
33
              3'b100: Y = D4:
34
              3'b101: Y = D5:
35
              3'b110: Y = D6;
36
              3'b111: Y = D7;
37 ⊝
          endcase
38 :
          else
         Y = 1'b_0;
39 ⊜
40 A
          end
41
        assign W=~Y;
42 endmodule
43
1 timescale 1ns / 1ps
3 // Company:
  // Engineer:
5
  // Create Date: 12/15/2021 09:25:53 PM
6
7
  // Design Name:
  // Module Name: func_df
  // Project Name:
10
  // Target Devices:
   // Tool Versions:
11
   // Description:
12
13
   // Dependencies:
14
15
  // Revision:
16
17
   // Revision 0.01 - File Created
18
  // Additional Comments:
19 : //
21
22 module func_df(input A, B,C,D, output Y);
     assign Y = ~A & ~B & ~C & ~D | B & D | A & C | ~B & C & ~D | ~A & ~B & ~D;
23
24 🖨 endmodule
25
```

```
1 : 'timescale 1ns / 1ps
 21
22 module mux74151(EN, S2, S1, S0, D7, D6, D5, D4, D3, D2, D1, D0, Y, W);
       input EN, S2, S1, S0;
24
       input D7, D6, D5, D4, D3, D2, D1, D0;
25 :
      output reg Y; output W;
26 ∃
      always @* begin
27 🖯
         if(~EN)
28 🗎
            case({S2, S1, S0})
29
              3'b0000: Y = D0;
30 :
              3'b001: Y = D1;
31
              3'b010: Y = D2;
32
              3'b011: Y = D3;
33
              3'b100: Y = D4;
34
              3'b101: Y = D5;
35
              3'b110: Y = D6:
              3'b111: Y = D7;
36
37 ⊝
          endcase
38 :
          else
39 ⊝
          Y = 1'b0;
40 🗎
          end
41
        assign W=~Y;
42 A endmodule
43
44 :
 1 'timescale 1ns / 1ps
 21
22 module func 1mux(input EN, input S3, S2, S1, S0, output Y, W);
23 reg D7, D6, D5, D4, D3, D2, D1, D0;
24 □ always @(*)
25 🖯 begin
26 D7 = 1; D6 = S0; D5 = 1; D4 = 0; D3 = S0; D2 = S0; D1 = ~S0; D0 = ~S0;
27 🖨 end
28 mux74151 mux(EN,S3,S2,S1,D7, D6, D5, D4, D3, D2, D1, D0, Y, W);
29 endmodule
30
```

```
1 timescale 1ns / 1ps
21
input EN, S3, S2, S1, S0;
24
     reg [15:0] D;
25
     output reg Y;
26
     wire Y1, Y2;
27
     wire W;
28
     mux74151 m1(EN, S2, S1, S0, D[7], D[6], D[5], D[4], D[3], D[2], D[1], D[0], Y1);
29
     mux74151 m2(EN, S2, S1, S0, D[15], D[14], D[13], D[12], D[11], D[10], D[9], D[8], Y2);
30 □ always @(*)
31 ⊟
      begin D = 16'b1110_1100_1010_0101;
32 🖯
         case (S3) 0: Y = Y1; 1: Y = Y2;
33 🖨
         endcase
34
35 🖨 endmodule
```

#### **SIMULATION**

Describe how you build the test bench and do the simulation.

Using Verilog (provide the Verilog code)




```
1
      `timescale 1ns / 1ps
 2
 3
      module mux74151_tb(
 4
 5
 6
        reg D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2, EN;
 7
        wire Y;
 8
        wire Y reverse;
 9
        mux74151 u(D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2, EN);
10
        initial
11
          begin
12
          {EN, D0, D1, D2, D3, D4, D5, D6, D7} = 9'b1111111111;
13
          \{S2, S1, S0\} = 3'b000;
14
          EN = 0;
15
          #5 {S2, S1, S0} = 3'b000; {D7, D6, D5, D4, D3, D2, D1, D0} = 8'b00000001;
16
          #5 {S2, S1, S0} = 3'b001; {D7, D6, D5, D4, D3, D2, D1, D0} = 8'b00000010;
          #5 \{S2, S1, S0\} = 3'b010; \{D7, D6, D5, D4, D3, D2, D1, D0\} = 8'b00000100;
17
18
          #5 \{S2, S1, S0\} = 3'b011; \{D7, D6, D5, D4, D3, D2, D1, D0\} = 8'b00001000;
19
          #5 \{S2, S1, S0\} = 3'b100; \{D7, D6, D5, D4, D3, D2, D1, D0\} = 8'b00010000;
20
          #5 \{S2, S1, S0\} = 3'b101; \{D7, D6, D5, D4, D3, D2, D1, D0\} = 8'b00100000;
21
          #5 \{S2, S1, S0\} = 3'b110; \{D7, D6, D5, D4, D3, D2, D1, D0\} = 8'b01000000;
22
          #5 \{S2, S1, S0\} = 3'b111; \{D7, D6, D5, D4, D3, D2, D1, D0\} = 8'b100000000;
23
          #10
          $finish;
24
25
          end
26
      endmodule
27
 1
       'timescale 1ns / 1ps
 2
 3
    module func tb(
 4
 5
         reg A, B, C, D;
 6
         wire F df;
 7
         func df x1(A, B, C, D, F df);
 8
 9 🖨
         initial
10 🖨
         begin
11
            \{A, B, C, D\} = 4'b00000;
12 □
           repeat(15)
13 ⊟
              begin
14
                 #10 \{A, B, C, D\} = \{A, B, C, D\} + 1;
15 A
              end
              $finish:
16
17 🖨
              end
18 endmodule
19
```

- Wave form of simulation result (provide screen shots)
- MUX 74151



• Func\_tb for dataflow(the other two are the same with data flow)



- The description on whether the simulation result is same as the truthtable, is the function of the design meet the expectation
- First, when EN=1, mux is deactivatedThen, when EN=0, mux is activated, 8 cases are tested. When {S2,S1,S0}=3'B111, only D7=1, D0~D6=0, {D7,D6,D5,D4,D3,D2,D1,D0} =8'B1000\_0000. The selection works, that it selected the corresponding high level bit in d0~d7.

#### THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- Problems and solutions
- At first I have no idea how to deal with the function with two 74151;
- I asked my classmates and checked the lab slides, and I finally managed to do it.

