

DIGITAL DESIGN

ASSIGNMENT REPORT


ASSIGNMENT ID: 12010423

Student Name: 张嘉浩


Student ID: 12010423


PART 1: DIGITAL DESIGN THEORY


Provide your answers here:




000 Binary repeated sequence: 0.4,6,7,3,1. we need 3 bits, 3 flip-flops. 1) State Table. Present State Flip-Flop Inputs Next State c(t) Blt) Alt) Alt+1) C(t+1) B(t+1) TC 0 0 0 0 0 0 0 0 0 X X 0 X X X 0 0 0 0 0 X X X 0 0 0 Input equation







F3 F4			-			
# 00 s	State Table:				The same and a same	
3 ≥0 4	Inputs				Output	
OO AIQUAD CAMERA	×	1 4	Q(+)	(X(t+1)	S	
7 D C	0	0	0	0	0	
AM	0	0	1	0	4.1	
뜅	0	(0	0	1	
	0		1		0	
	(0	0	0		
_		0			0	
			0	1	0	
		1	/	1		
	1	1	1			
					to the same that we	
00/0	0					
01/1		V	11/0	(01/0	
10/1		0)=	1170	4 6	01/0	
, ,)	00/1		11/1	
1000						



PART 2: DIGITAL DESIGN LAB (TASK1)

DESIGN

(This part is always REQUIRED)



Describe the design of your system by providing the following information:

• Verilog design (provide the Verilog code)

```
'timescale 1ns / 1ps
3
     module JK FlipFlop(
       input clk,
       input rst low,
       input J,
       input K,
       output reg Q
       );
0
       always@(posedge clk, negedge rst_low)
0
         if(~rst low) begin
 0
           Q <= 0;
         end
         else begin
0
          case ({J, K})
  0
             2'b00: Q = Q;
  0
             2'b01: Q = 0;
  0
             2'b10: Q = 1;
             2'b11: Q = ~Q;
            endcase
)
         end
     endmodule
```

```
1
      'timescale 1ns / 1ps
 2
 3 module circuit(
        input clk,
 4
 5
        input rst low,
 6
        input x,
 7
        output A,
 8
        output B
 9
        );
10
        JK FlipFlop JK1 (.clk(clk), .rst low(rst low), .J(~x), .K(B), .Q(A));
11
        JK FlipFlop JK2 (.clk(clk), .rst low(rst low), .J(x), .K(~A), .Q(B));
12
13
14
15 A endmodule
```

(This part is optional depending on the requirement of the lab task)

Describe how you build the test bench and do the simulation.

- Using Verilog (provide the Verilog code)
- JK Flip-Flop simulation src


```
'timescale 1ns / 1ps
 2
 3  module JK FlipFlop sim();
 4
        reg clk = 1;
 5
        reg rst low = 0;
 6
        reg J = 0;
 7
        reg K = 0;
 8
       wire Q;
 9
       JK_FlipFlop JKFF (.clk(clk), .rst_low(rst_low), .J(J), .K(K), .Q(Q));
10
11
12 🖯
        always
13 🖯
       #5 clk = ~clk;
15 E
        initial begin
16
          #20
17
          rst low = 1;
18
          J <= 0;
19
          K <= 0;
20
          #20
21
          J <= 0;
22
          K <= 1;
23
          #20
24
          J <= 1;
25
          K <= 0;
26
          #20
27
          J <= 1;
28
          K <= 1;
29
          #20
30
        $finish;
31
        end
32 endmodule
```

• Circuit simulation src

```
3 E
         module circuit sim();
 4
      0
           reg clk = 1;
 5
           wire A, B;
 6
           reg x;
           reg rst_low;
 8
 9 0
           always
10 🖨 🔾
           #5 clk = ~clk;
11
12
           circuit c(.clk(clk), .rst_low(rst_low), .x(x), .A(A), .B(B));
13
14 ∃
           initial
15 ∃
           begin
16
      0
             rst low = 0;
17
      0
             #10
      0
18
            rst low = 1;
19
             x = 0;
20
      0
21
             #40
22
             x = 1;
23
              #40
24
              $finish();
25
            end
26
         endmodule
```


- Wave form of simulation result (provide screen shots)
- JK Flip-Flop simulation

waveform



Circuit simulation waveform





- As far as you can see, the simulation result is exactly the same as it should be.
- As for the JK flip-flop, for instance, when rst_low is 1(at high electrical level), the process is on. When J is 0 and K is 0, we have Q = 0. When J is 0 and K is 1, we have Q = 0.
- As for the circuit, when rst_low is 1, A is 0 and B is 1, we have x = 0. When A is 0 and B is 0, we have x = 1.

THE DESCRIPTION OF OPERATION

(This part is always REQUIRED unless you can get full marks for this lab task)

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

• This is just a simple implementation of the knowledge we've learnt from the JK flipflop in sequential logic. Nevertheless, I still spent plenty of time just to write this simple code. The problem is that I cannot implement the knowledge I learnt into the Verilog code efficiently. I seek for the book and lecture slides for help, and finally managed to do it.

PART 2: DIGITAL DESIGN LAB (TASK2)



• Shift Register 74195 src

```
1 	☐ module Shift_Register_74195 (
 2
        input MR n, CP, PE n, J, K n,
 3
        input D3, D2, D1, D0,
 4
        output reg Q3, Q2, Q1, Q0,
 5
        output Q0 n
 6
    );
 7
        wire K;
 8
        assign Q0 n = \sim Q0;
 9
        assign K = \sim K n;
10 🖯
        always @(posedge CP, negedge MR_n) begin
11 🖯
          if(!MR n)
12
            {Q3, Q2, Q1, Q0} <= 4'b00000;
13
          else
14 🖯
            if (!PE n) begin
15
              {Q3, Q2, Q1, Q0} \leftarrow {D3, D2, D1, D0};
16
            end
17
           else
18
              case ({J, K})
19
                2'b00:{Q3, Q2, Q1, Q0} <= {Q2, Q1, Q0, Q0};
20
                2'b01:{Q3, Q2, Q1, Q0} <= {Q2, Q1, Q0, 1'b0};
21
                2'b10:{Q3, Q2, Q1, Q0} <= {Q2, Q1, Q0, 1'b1};
22
                2'b11:{Q3, Q2, Q1, Q0} <= {Q2, Q1, Q0, ~Q0};
23
              endcase
24
        end
25 endmodule
```

Johnson Counter src

```
3 module Johnson Counter(input clk,
 4
                 input rst n,
 5
                  output [3:0] out);
 6
       reg [3:0] D = 0;
 7
       reg J, K n;
       reg PE_n = 1;
 8
 9
       wire out0 n;
10
11
       Shift_Register_74195 SR(.MR_n(rst_n), .CP(clk), .PE_n(PE_n), .J(J), .K_n(K_n),
12
       .D3(D[3]), .D2(D[2]), .D1(D[1]), .D0(D[0]),
13
       .Q3(out[0]), .Q2(out[1]), .Q1(out[2]), .Q0(out[3]), .Q0_n(out0_n));
14
15 ⊟
       always @(out[0]) begin
16 ∃
         if (~out[0]) begin
17
           J = 1'b1;
            K n = 1'b1;
18
19
         end
20 🖯
         else begin
           J = 1'b0;
21
22 :
            K n = 1'b0;
23
          end
24 🗎 end
25
26 endmodule
27
```

SIMULATION

Describe how you build the test bench and do the simulation.

- Using Verilog (provide the Verilog code)
- Shift Register 74195 simulation src




```
1
     'timescale 1ns / 1ps
 2
 3 module Shift Register 74195 sim();
 4
       reg clk = 1;
 5
       reg rst n;
 6
       reg PE_n;
 7
       reg J, K n;
 8
       reg[3:0] D;
 9
       wire[3:0] Q;
10
       wire Q0_n;
11
12
       Shift_Register_74195 sr(.MR_n(rst_n), .CP(clk), .PE_n(PE_n), .J(J), .K_n(K_n),
13
       .D3(D[3]), .D2(D[2]), .D1(D[1]), .D0(D[0]),
14
       .Q3(Q[3]), .Q2(Q[2]), .Q1(Q[1]), .Q0(Q[0]), .Q0_n(Q0_n));
15
16 🖯
       always #10
17
       clk = ~clk;
 IU
 19 🖯
         initial
 20 □
            begin
 21
           rst n = 0;
 22
            #80
 23
            D
               = 4'b1010;
 24
           rst n = 1;
 25
            PE n = 0;
 26
            {J, K n} = 2'b00;
 27
           #80
 28
            PE n = 1;
 29
            {J,K n} = 2'b01;
 30
           #80
 31
           {J,K n} = 2'b00;
 32
            #80
 33
           {J,K n} = 2'b11;
 34
            #80
 35
            {J,K n} = 2'b10;
 36
            #40
 37
            $finish();
 38
         end
 39 endmodule
40
```

Johnson Counter simulation src



```
'timescale 1ns / 1ps
 1
 2
 3
      module Johnson Counter sim();
 4
        reg clk = 1;
        reg rst_n = 0;
 5
        wire[3:0] out;
 6
 7
 8
        Johnson Counter JC(.clk(clk), .rst n(rst n), .out(out));
 9
10
        always
        #10 clk = ~clk;
11
12
        initial
13
14
        begin
          #10
15
16
          rst n = 1;
17
          #200
18
          $finish();
19
        end
20
      endmodule
21
```

- Wave form of simulation result (provide screen shots)
- Shift Register 74195 simulation waveform



Johnson Counter simulation waveform





- As far as you can see, the waveform result is exactly the same as it theoretically should be.
- For instance, as for the shift register 74195, when rst_n is 1, PE_n is 1,
 J is 1 and K_n is 0. We have D = a, Q = d.
- As for the Johnson Counter, when rst_n is 1, the output c changes from 0 to 8, c, e, f, 7, 3, 1 and 0 again as a circulation, as the simulation time goes.

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

• The main problem is that I'm not quite familiar with this part of knowledge. Thanks to the code in lab13, otherwise I'll spent much more time figuring out how to write shift register 74195 and Johnson Counter code. I should review the lecture slides Prof. G use in class and refer to the textbook more often.

PART 2: DIGITAL DESIGN LAB (TASK3)

DESIGN

Describe the design of your system by providing the following information:

Top module



```
1 module top(
        input clk,
 3
        input rst,
4
        input switch,
        output [7:0] seg_en,
 6
        output [7:0] seg_out
 7
        wire [2:0] scan_cnt;
9
        freq_div fd(.clk(clk), .rst(rst), .scan_cnt(scan_cnt));
10
        segtube st(.clk(clk), .scan_cnt(scan_cnt), .rst(rst), .switch(switch), .seg_en(seg_en), .seg_out(seg_out));
11
12 endmodule
```

Frequency divider module

```
1 module freq div(
2
       input clk,
3
       input rst,
4
       output reg [2:0] scan cnt
5
   );
6
7
     reg clk seg;
8
     reg [19:0] cnt;
9
10
     parameter period = 250000; //400Hz
11
12 □ always @(posedge clk, posedge rst) // 分频为clk_seg
13 ∃
       begin
14 🖯
         if (rst) // 复位
15 🖯
           begin
16
           cnt <= 0; //cnt//30
17
           clk seg <= 0; //clk//30
18 🖯
           end
19 ∃
         else begin
20 ⊟
          if (cnt == (period >> 1) - 1) // 右移除以2为半个周期, 当半个周期结束
21 🖯
             begin
22
             clk seg <= ~clk seg; //clk取反,两次取反为一个周期
23
             cnt <= 0; // cnt//30
24 (
             end
25
           else
26 ⊝
             cnt <= cnt + 1; // cnt递增
27 🖯
         end
28 🖹
       end
```

```
30 □ always@(posedge clk seg, posedge rst) //根据clk_seg改变scan_cnt
31 🖯
       begin
32 🖯
         if (rst) //复位
33
           scan cnt <= 0; //scan cnt/\(\frac{1}{2}\)0
34 □
         else begin
35 :
           scan_cnt <= scan_cnt + 1; // scan_cnt递增
36 ⊟
           if (scan cnt == 3'd7) // scan cnt — 个周期完成
37 A
             scan cnt <= 0; //scan cnt/30
38
         end
       end
39
40 endmodule
```

7-segtube module

```
1
     'timescale 1ns / 1ps
 2
 3 🖯 module segtube(
 4
       input clk,
 5
       input [2:0] scan_cnt,
 6
       input rst,
 7
       input switch,
 8
       output reg[7:0] seg_en,
 9
       output reg[7:0] seg out
10
     );
11
12 ∃
       always @(scan cnt) begin
13 ⊟
         case(scan cnt)
14
            0: seg en = 8'b0111 1111;
15
            1: seg en = 8'b1011 1111;
            2: seg en = 8'b1101 1111;
16
17
            3: seg en = 8'b1110 1111;
18
            4: seg en = 8'b1111 0111;
19
            5: seg_en = 8'b1111_1111;
20
            6: seg en = 8'b1111 1111;
21
            7: seg en = 8'b1111 1111;
22
            default: seg en = 8'b1111 1111;
23 (
         endcase
24
       end
```

```
26 🖯
      always @(scan cnt) begin
27 🖯
         if(switch) begin
28 🗒
             case(scan cnt)
29
                 0 : seg out <= 8'b10100100;
30
                 1 : seg out <= 8'b11000000;
31
                 2 : seg out <= 8'b10100100;
                 3 : seg out <= 8'b11111001;
32
33
                 4: seg out <= 8'b10001110;
34
                 default: seg out <= 8'b111111111;
35 🗎
              endcase
            end
36 ⊝
37 ∃
        else begin
38 ⊟
            case(scan cnt)
39
               0: seg out <= 8'b11000110;
40
               1 : seg_out <= 8'b10010010;
41
               2: seg out <= 8'b10100100;
42
               3 : seg out <= 8'b11000000;
43
               4 : seg_out <= 8'b111111000;
44
               default: seg out <= 8'b111111111;
45 A
             endcase
46 ⊝
          end
47 A end
48 endmodule
```

CONSTRAINT FILE AND THE TESTING

Constraint File xdc

```
1 | set property IOSTANDARD LVCMOS33 [get ports [seg en[7]]]
 2 | set property IOSTANDARD LVCMOS33 [get ports [seg en[6]]]
 3 set property IOSTANDARD LVCMOS33 [get ports {seg en[5]}]
 4 set property IOSTANDARD LVCMOS33 [get ports {seg en[4]}]
 5 :
    set property IOSTANDARD LVCMOS33 [get ports {seg en[3]}]
 6 | set property IOSTANDARD LVCMOS33 [get ports {seg en[2]}]
    set property IOSTANDARD LVCMOS33 [get ports [seg en[1]]]
    set property IOSTANDARD LVCMOS33 [get ports {seg en[0]}]
 8 :
 9 ; set property IOSTANDARD LVCMOS33 [get ports (seg out[7])]
10 | set property IOSTANDARD LVCMOS33 [get ports [seg out[6]]]
11 :
    set property IOSTANDARD LVCMOS33 [get ports [seg out[5]]]
12 | set property IOSTANDARD LVCMOS33 [get ports {seg out[4]}]
13 | set property IOSTANDARD LVCMOS33 [get ports [seg out[3]]]
    set property IOSTANDARD LVCMOS33 [get ports {seg out[2]}]
14:
15 | set property IOSTANDARD LVCMOS33 [get ports [seg out[1]]]
    set property IOSTANDARD LVCMOS33 [get ports [seg out[0]]]
16:
17
    set property IOSTANDARD LVCMOS33 [get ports {clk}]
18 set property IOSTANDARD LVCMOS33 [get ports {rst}]
19
    set property IOSTANDARD LVCMOS33 [get ports {switch}]
20 '
```

```
21
    set property PACKAGE PIN C19 [get ports [seg en[0]]]
22:
    set property PACKAGE PIN E19 [get ports {seg en[1]}]
23 | set property PACKAGE PIN D19 [get ports [seg en[2]]]
24 :
    set property PACKAGE PIN F18 [get ports (seg en[3])]
25 :
    set property PACKAGE PIN E18 [get ports {seg en[4]}]
26
    set property PACKAGE PIN B20 [get ports [seg en[5]]]
    set property PACKAGE PIN A20 [get ports (seg en[6])]
28
    set property PACKAGE PIN A18 [get ports [seg en[7]]]
29
30:
    set property PACKAGE PIN F15 [get ports [seq out[0]]]
31 :
    set property PACKAGE PIN F13 [get ports (seg out[1])]
    set property PACKAGE PIN F14 [get ports (seg out[2])]
32 :
33
    set property PACKAGE PIN F16 [get ports [seg out[3]]]
34
    set property PACKAGE PIN E17 [get ports {seg out[4]}]
    set property PACKAGE PIN C14 [get ports (seg out[5])]
35
    set property PACKAGE PIN C15 [get ports (seg out[6])]
37 :
    set property PACKAGE PIN E13 [get ports (seg out[7])]
38
39 set property PACKAGE PIN Y18 [get ports {clk}]
40 :
    set property PACKAGE PIN P20 [get ports {rst}]
    set property PACKAGE PIN W4 [get ports {switch}]
41
```







THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

• In charge of the 7segtube display section in my digital design project, I complete this task without much difficulty. The challenge for me is modular programming. I write the display of 7segtube all in one module, without separating the frequency divider and display part. Modular programming is absolutely a nice habit and an important programming thought that I must be skilled.