

DIGITAL DESIGN

ASSIGNMENT REPORT

ASSIGNMENT ID: 1

Student Name: 安钧文

Student ID: 12012109



PART 1: DIGITAL DESIGN THEORY

Provide your answers here:

Digital Design Theory

- 10×1024 = 16384 bytes
- - 3.1x107 bytes 31x(10x4)2 = 33554432 bytes
- (~) 3-2×109-30×109-3-30×109 bytes 3.2×(1004)3 ≈ 3435973837 bytes
- 2. If the number is unsigned: largest 11111111111

decimal 4095

hexadecimal 推FFF

If signed:

largest 111111111111

decimal 2047

hexadecimal 7 FF

(248)1.= (11111000),

(b) 16<u>1298</u> 8 (1000), (F) (1111), (F) (1000), (=)10 = (11111000)

Convert to hexadecimal ix faster, as it requires less operations.

4. a. 99999999 - 25273036 = 74716963 6. 99999999 - 64322610 3577389

\$ 74726962+1= 74726964 9's confirment: 35677389

1 Ss condement: 35677396

- 9's complement: 74726967
- 10's complement: 74726964.

```
5. (a) It's complement: FFFF - C6BF = 3940
       Then 16's complement: 3941.
   (b) (C)16 = 1100
        (6)16= 0110
        (B)1= 1011
        (F)16=1111
      → (C6BF)16= (1100011010111111)2
  (c) /'s complement: |11111111111111 - 11000110101111111 = 0011100101000000
       2's conflement: 00/1/00/01000001
  (d)0011 1001 0100
     → (0011100101000001)10= (1541)11
      it equals to the answer in (a)
     0.5655X2 = 1.15 -..1
     0-12/X1= 0.25 ... 0
     0.72XT = 0.2 - .. D
     0.5x2 = 1 --- 1
    (23.565)10= (10111.1001)2
(b) (=>)1, ≈ (1.10101010)2
    (1. 10101010) = (1.6640625)10
     11.664062 - T-6665666 3 < 6.0027
(c) (1.10101010), = (1.AA)16
     (1-AA)16 = (1.6640625)10
     The anxier is the same.
     Because the conversions are all on a determined number, and conversions in
```

change the value of the number.

7.

(b) & 1001-011 = p110 convert excess-3 code to BCD
0111-011 = 0100
0101-011 = 0010

in excess -3 wde: 641

- (c) \$713
- (d) 754
- (e) 100101110101 => (2421)10

8.

- (a) the first convert calculate in binary form.

 A & 13 = 010010 & 0

 In hexodecimal, result is 48 4A
- (b) A1B = 11011110

 Result is DE
- (c) tooA XORB = 10010100

 Fesure is 94
- (d) NOT A = 00/00/01

 Perme is 25
- (e) NOT 13= 10110001 Result is B1
- (f) from(a)

 NAND: lottott 10110101

 Pesute is B7 B5
- (g) from (b)

 NOR = 00100001

 Resurt is 21

PART 2: DIGITAL DESIGN LAB (TASK1)

DESIGN

• Verilog design

```
module sum #(parameter width=1)(
add1, add2, sum1
);
input[width-1:0] add1, add2;
output [width:0] sum1;
assign sum1=add1+add2;

endmodule
```

Truth-table

1bit Addition:

Addend	Augend	Result
1	1	2((10 ₂)
1	0	1
0	1	1
0	0	0



2bit Addition:

Addend	Augend	Result
00	00	0
00	10	2((10) ₂)
00	01	1
00	11	3((11) ₂)
01	00	1
01	01	2((10) ₂)
01	10	3((11) ₂)
01	11	4((100) ₂)
11	00	3((11) ₂)
11	01	4((100) ₂)
11	10	5((101) ₂)
11	11	6((110) ₂)
10	00	2((10) ₂)
10	01	3((11) ₂)
10	10	4((100) ₂)
10	11	5((101) ₂)

SIMULATION



Using Verilog


1bit Addition:

```
module sum_sim(
        reg[0:0] add1s, add2s;
        wire [1:0] sums;
        sum #(1)u(.add1(add1s),.add2(add2s),.sum1(sums));
        initial
        begin
        {add1s, add2s}=2' b00;
        #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
0
        #10 {add1s, add2s}={add1s, add2s}+1;
0
        #10 {add1s, add2s}={add1s, add2s}+1;
0
        #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
               #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
          #10 {add1s, add2s}={add1s, add2s}+1;
        $finish:
        end
```


2bit Addition:

```
module sum_sim(
        );
        reg[1:0] add1s, add2s;
        wire [2:0] sums;
        sum #(2)u(.add1(add1s),.add2(add2s),.sum1(sums));
        initial
        begin
        {add1s, add2s}=4' b0000;
       #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
Э
            #10 {add1s, add2s}={add1s, add2s}+1;
5
        #10 {add1s, add2s}={add1s, add2s}+1;
Э
        #10 {add1s, add2s}={add1s, add2s}+1;
Э
       #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
       #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
        #10 {add1s, add2s}={add1s, add2s}+1;
        $finish;
        end
   endmodule
```

Wave form of simulation result1bit:



2bit:



• The description on whether the simulation result is same as the truth-table, is

the function of the design meet the expectation

The simulation covered all the test cases while result is the same as the

truth-table, and that the function of the design meets the expectation. To be

noted that the simulation is presented in decimal form for convenience

purposes.

For example, in 2bit addition, 11+11=110, which in decimal form is 3+3=6, it

matches in simulation and truth table. In 1bit addition, 1+1=10, which in decimal

form is 1+1=2, it matches in simulation and truth table.

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any

suggestions are welcomed.

Problem: Vivado is not as intelligent as JetBrains IDEs, as it doesn't have

auto-filling features, auto error correcting, and it's difficult to spot syntax errors

in vivado.

Solution: First think the design through before implementing into vivado, and be

careful of spelling mistakes, semi-colons, (and) matching. Spend more effort

and eventually I will get used to it.

Problem: Removing redundant simulation time.

Solution: Simulation can be ended with \$finish().

Problem: Value of sum in simulation is "Z" while simulating 2bit addition.

Solution: Instantiate parameter width in simulation file to #(2).

PART 2: DIGITAL DESIGN LAB (TASK2)

DESIGN

Describe the design of your system by providing the following information:

 Verilog design while using data flow //1bit

```
module distributive1bit_df(
a, b, c, left1, right1, left2, right2
);
input[0:0] a, b, c;
output[0:0] left1, right1, left2, right2;

assign left1=a & (b|c);
assign right1=(a&b)|(a&c);
assign left2=a|(b&c);
assign right2=(a|b)&(a|c);
```

//2bit

```
module distributive2bit_df(
a, b, c, left1, right1, left2, right2
   );
   input[1:0] a, b, c;
   output[1:0] left1, right1, left2, right2;

   assign left1=a & (b|c);
   assign right1=(a&b)|(a&c);
   assign left2=a|(b&c);
   assign right2=(a|b)&(a|c);
endmodule
```



Verilog design while using structured design

//1bit

```
🗦 module distributive1bit_sd(
  a, b, c, left1, right1, left2, right2
  input[0:0]a, b, c;
  output[0:0]left1, right1, left2, right2;
  wire borc, aandb, aandc, bandc, aorb, aorc;
  or or1(borc, b, c);
  and and1(left1, borc, a);
  and and2(aandb, a, b);
  and and3(aandc, a, c);
  or or2(right1, aandb, aandc);
  and and4(bandc, b, c);
  or or3(left2, bandc, a);
  or or4(aorb, a, b);
  or or5(aorc, a, c);
  and and5(right2, aorb, aorc);
  endmodule
```



```
module distributive2bit_sd(
a, b, c, left1, right1, left2, right2
    ):
    input[1:0]a, b, c;
    output[1:0]left1, right1, left2, right2;
    wire[1:0] borc, aandb, aandc, bandc, aorb, aorc;
    or or1_1(borc[0], b[0], c[0]);
    or or1_2(borc[1], b[1], c[1]);
    and and1_1(left1[0], borc[0], a[0]);
    and and1_2(left1[1], borc[1], a[1]);
    and and2_1(aandb[0], a[0], b[0]);
    and and2_2(aandb[1], a[1], b[1]);
    and and3_1(aandc[0], a[0], c[0]);
    and and3_2(aandc[1], a[1], c[1]);
    or or2_1(right1[0], aandb[0], aandc[0]);
    or or2_2(right1[1], aandb[1], aandc[1]);
    and and4_1(bandc[0], b[0], c[0]);
    and and4_2(bandc[1], b[1], c[1]);
    or or3_1(left2[0], bandc[0], a[0]);
    or or3_2(left2[1], bandc[1], a[1]);
    or or4_1(aorb[0], a[0], b[0]);
    or or4_2(aorb[1], a[1], b[1]);
    or or5_1(aorc[0], a[0], c[0]);
    or or5_2(aorc[1], a[1], c[1]);
    and and5_1(right2[0], aorb[0], aorc[0]);
    and and5_2(right2[1], aorb[1], aorc[1]);
endmodul e
```

• Truth-table

//1bit

_ L	1	U	1.1	1		IX
A	В	С	left1	right1	left2	right2
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	0	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

//2bit



Α	В	С	left1	right1	left2	right2	Α	В	С	left1	right1	left2	right2
00	00	00	00	00	00	00	10	00	00	00	00	10	10
00	00	01	00	00	00	00	10	00	01	00	00	10	10
00	00	10	00	00	00	00	10	00	10	10	10	10	10
00	00	11	00	00	00	00	10	00	11	10	10	10	10
00	01	00	00	00	00	00	10	01	00	00	00	10	10
00	01	01	00	00	01	01	10	01	01	00	00	11	11
00	01	10	00	00	00	00	10	01	10	10	10	10	10
00	01	11	00	00	01	01	10	01	11	10	10	11	11
00	10	00	00	00	00	00	10	10	00	10	10	10	10
00	10	01	00	00	00	00	10	10	01	10	10	10	10
00	10	10	00	00	10	10	10	10	10	10	10	10	10
00	10	11	00	00	10	10	10	10	11	10	10	10	10
00	11	00	00	00	00	00	10	11	00	10	10	10	10
00	11	01	00	00	01	01	10	11	01	10	10	11	11
00	11	10	00	00	10	10	10	11	10	10	10	10	10
00	11	11	00	00	11	11	10	11	11	10	10	11	11
01	00	00	00	00	00	00	11	00	00	00	00	11	11
01	00	01	01	01	01	01	11	00	01	01	01	11	11
01	00	10	00	00	01	01	11	00	10	10	10	11	11
01	00	11	01	01	01	01	11	00	11	11	11	11	11
01	01	00	01	01	01	01	11	01	00	01	01	11	11
01	01	01	01	01	01	01	11	01	01	01	01	11	11
01	01	10	01	01	01	01	11	01	10	11	11	11	11
01	01	11	01	01	01	01	11	01	11	11	11	11	11
01	10	00	00	00	01	01	11	10	00	10	10	11	11
01	10	01	01	01	01	01	11	10	01	11	11	11	11
01	10	10	00	00	11	11	11	10	10	10	10	11	11
01	10	11	01	01	11	11	11	10	11	11	11	11	11
01	11	00	01	01	01	01	11	11	00	11	11	11	11
01	11	01	01	01	01	01	11	11	01	11	11	11	11
01	11	10	01	01	11	11	11	11	10	11	11	11	11
01	11	11	01	01	11	11	11	11	11	11	11	11	11

SIMULATION

Describe how you build the test bench and do the simulation.



Using Verilog

//1bit

```
j module distrubitive_sim(
      );
      reg[0:0] a, b, c;
      wire[0:0] left1, right1, left2, right2;
       distributive1bit_df u1_df(.a(a),.b(b),.c(c),.left1(left1),.left2(left2),.right1(right1),.right2(right2));
       distributive1bit\_sd\ u1\_sd(.\ a(a),.\ b(b),.\ c(c),.\ left1(left1),.\ left2(left2),.\ right1(right1),.\ right2(right2));
      initial
      begin
       {a, b, c}=3' b000;
      #10 {a, b, c}={a, b, c}+1;
      #10 {a, b, c} = {a, b, c} +1;
      #10 {a, b, c}={a, b, c}+1;
      #10 \{a, b, c\} = \{a, b, c\} + 1;
      #10 {a, b, c}={a, b, c}+1;
      #10 \{a, b, c\} = \{a, b, c\} + 1;
      #10 {a, b, c} = {a, b, c} +1;
      #10 $finish();
       end
andmodule
```

//2bit


```
module distributive2bit_sim(
    );
reg[1:0] a, b, c;
    wire[1:0] left1, right1, left2, right2;
    distributive2bit\_df~u2\_df(.~a(a),.~b(b),.~c(c),.~left1(left1),.~left2(left2),.~right1(right1),.~right2(right2));\\
     distributive2bit_sd u2_sd(.a(a),.b(b),.c(c),.left1(left1),.left2(left2),.right1(right1),.right2(right2));
    initial
    begin
    {a, b, c}=6'b000000;
    #10 {a, b, c}={a, b, c}+1;
    #10 {a, b, c} = {a, b, c} +1;
         #10 {a, b, c}={a, b, c}+1;
    #10 {a, b, c}={a, b, c}+1;
    #10 {a, b, c} = {a, b, c} +1;
    #10 {a, b, c}={a, b, c}+1;
    #10 {a, b, c} = {a, b, c} +1;
    #10 {a, b, c}={a, b, c}+1;
    #10 {a, b, c}={a, b, c}+1;
```

53	0	#10 {a, b, c}={a, b, c}+1;	4		<u></u>
54	0	#10 {a, b, c}={a, b, c}+1;	74	0	#10 {a, b, c}={a, b, c}+1;
55	0	#10 {a, b, c}={a, b, c}+1;	75	0	#10 {a, b, c}={a, b, c}+1;
56	0	#10 {a, b, c}={a, b, c}+1;	76	0	#10 {a, b, c}={a, b, c}+1;
57	0	#10 {a, b, c}={a, b, c}+1;	77	0	#10 {a, b, c}={a, b, c}+1;
58	0	#10 {a, b, c}={a, b, c}+1;	78	0	#10 {a, b, c}={a, b, c}+1;
59	0	#10 {a, b, c}={a, b, c}+1;	79	0	#10 {a, b, c}={a, b, c}+1;
60	0	#10 {a, b, c}={a, b, c}+1;	80	0	#10 {a, b, c}={a, b, c}+1;
61	0	#10 {a, b, c}={a, b, c}+1;	81	0	#10 {a, b, c}={a, b, c}+1;
62	0	#10 {a, b, c}={a, b, c}+1;	82	0	#10 {a, b, c}={a, b, c}+1;
63	0	#10 {a, b, c}={a, b, c}+1;	83	0	#10 {a, b, c}={a, b, c}+1;
64	0	#10 {a, b, c}={a, b, c}+1;	84	0	#10 {a, b, c}={a, b, c}+1;
65	0	#10 {a, b, c}={a, b, c}+1;	85	0	#10 {a, b, c}={a, b, c}+1;
66	0	#10 {a, b, c}={a, b, c}+1;	86	0	#10 {a, b, c}={a, b, c}+1;
67	0	#10 {a, b, c}={a, b, c}+1;	87	0	#10 {a, b, c}={a, b, c}+1;
68	0	#10 {a, b, c}={a, b, c}+1;	88	0	#10 {a, b, c}={a, b, c}+1;
69	0	#10 {a, b, c}={a, b, c}+1;	89	0	#10 {a, b, c}={a, b, c}+1;
70	0	#10 {a, b, c}={a, b, c}+1;	90	0	#10 {a, b, c}={a, b, c}+1;
71	0	#10 {a, b, c}={a, b, c}+1;	91	0	#10 {a, b, c}={a, b, c}+1;
72	0	#10 {a, b, c}={a, b, c}+1;	92	0	#10 {a, b, c}={a, b, c}+1;
73	0	#10 {a, b, c}={a, b, c}+1;	93	0	#10 {a, b, c}={a, b, c}+1;
74	0	#10 {a, b, c}={a, b, c}+1;	94	0	#10 {a, b, c}={a, b, c}+1;
75	0	#10 {a, b, c}={a, b, c}+1;	95	0	#10 {a, b, c}={a, b, c}+1;
76	0	#10 {a, b, c}={a, b, c}+1;	96	0	#10 {a, b, c}={a, b, c}+1;
77	0	#10 {a, b, c}={a, b, c}+1;	97	0	#10 {a, b, c}={a, b, c}+1;
78	0	#10 {a, b, c}={a, b, c}+1;	98	0	#10 {a, b, c}={a, b, c}+1;
79	0	#10 {a, b, c}={a, b, c}+1;	99	\circ	<pre>\$finish();</pre>
80	0	#10 {a, b, c}={a, b, c}+1;	100	-)	end
81	0	#10 {a, b, c}={a, b, c}+1;	101		
82	0	#10 {a, b, c}={a, b, c}+1;	102	-)	endmodule



Wave form of simulation result

//1bit



ame	Value	0 ns		50 ns		. 1	00 ns		150	ns.	. 2	00 ns		25	0 ns		. 1	300 _, ns			350 1	ns.		40
🧃 a[1:0]	3				0				ΤX				1						X			2		Ť
₩ b[1:0]	2	0	$\overline{\chi}$	1	-χ	2	X	3	Ŧx	0	=	1	X		2	X	9		X	0	Ťχ		1	$\overline{\mathbb{X}}$
⊌ c[1:0]	0	(0 X1 X:	2 \(3 \) (0	X1 X2	X3 X0	X1X:	2 X3 X	0 (1)	2 / 3 /) X1 X	2 \(3 \)) X 1 X 2	2 (3)	0 1	χ ₂ χ	3 (0	X1)	2 / 3	χοχ.	1 / 2	X3 X	0 (1	(2)(3	X
M left1[1:0]	2				0					ŽΩX		1			χοχ		1	==	7	$\vec{\chi}$	Ħχ	0	χ	2
M right1[1:0]	2				0	,				Χīχ		1		0 1			1		0	Ϋ́	Εŷ	0	χ	2
M left2[1:0]	3)	1 (0	ΧīΧ	0	2 X	0 X 1 X	2 3			1			X 3	$\overline{}$	1	3	χ	2	F		2 3	$\bar{\mathbf{x}}$
mright2[1:0]	3)	10					2 (3)			1		Ŧ	χ	=	1	3	\geq	2			2 3	
	tributive2bit_df.v	1	ributive1						× d	istribut	ive2bit_	sim.v	× U	Jntitle	ed 2	×	distri	butive	1bit_d	lf.v	×	4 1	> ≡ ?	?
Q	tributive2bit_df.v	× distr		<u>+</u> r	+Γ			[⊷	× d		ive2bit_	sim.v	× U		ed 2		ns			if.v			> ≡ 3	
Name a[1:0]	tributive2bit_df.v	× distri	300 n	\\\\	+F	50 ns	»「 1	[⊷ 400 2	ns 2	, 4	150 ns	X	500 ;	ns,	1	550	ns i	2	60	10 ns		<u>-</u>		
Name a[1:0] b[1:0]	tributive2bit_df.vdf.vdf.vdf.vdf.vdf.vdf.vdf.vdf.vdf.v	× distri	300 n 1 5 1 2 3	**************************************	+F	50 ns	1 1 2	[⊷ 400 2	2 1 2	, 4	150 ns	X X 3 X 0 X 1	500 ₁ ;	11.5 3 \ 0	1	550	ns to the state of	2 1 (2)		10 ns 3		<u>-</u>		
Name ** a[1:0] ** b[1:0] ** c[1:0] ** left1[1:0]	tributive2bit_df.v	× distriction	300 n 1 3 1 2 3		+[0 2)	550 ns,	1 1 2	[⊷ 400 2	2 1 2 2	, 4	150 ns	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name a[1:0] b[1:0] c[1:0] d[1:0] d[1:0] d[1:0] d[1:0] d[1:0] d[1:0]	tributive2bit_df.v	× distribution	300 n 1 s 1 (2) 3	**************************************	+F	3 0 0	1 1 2	400 2 3 0	2 1 \(\frac{2}{2}\) 2	, 4 X 3 \ 0 \ (3 1\2\3	X X 3 X 0 X 1	500 ₁ ;	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550	ns, 0 \(2 \)	2 1 (2)	3 0	10 ns 3		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** left1[1:0] *** right1[1:0] *** left2[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name a[1:0] b[1:0] c[1:0] d[1:0] fight1[1:0] d[1:0] d[1:0] d[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3 1 3 3		+F	3 0 0 0	1 1 2	400	2 1 \(\frac{2}{2}\) 2	, 4 X 3 X 0 X	3 1\2\3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** right1[1:0] *** left2[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** left1[1:0] *** right1[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** left1[1:0] *** right1[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** left1[1:0] *** right1[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** left1[1:0] *** right1[1:0] *** left2[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name *** a[1:0] *** b[1:0] *** c[1:0] *** right1[1:0] *** left2[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name a[1:0] b[1:0] c[1:0] d[1:0] fight1[1:0] d[1:0] d[1:0] d[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	3 0 0 0	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name a[1:0] b[1:0] c[1:0] d[1:0] fight1[1:0] d[1:0] d[1:0] d[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	50, ns,	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
sd.v × dis Q Name	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	50, ns,	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name a[1:0] b[1:0] c[1:0] d[1:1] left1[1:0] left2[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	50, ns,	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		
Name a[1:0] b[1:0] c[1:0] d[1:0] fight1[1:0] d[1:0] d[1:0] d[1:0]	tributive2bit_df.v	× distribution	300 n 1 2 3 1 2 3 1 3 3		+F	50, ns,	1 1 2 3 3 2 3	400	2 1 2 2 2 2	, 4 X 3 X 0 X	3 1 \2 \3	X X 3 X 0 X 1	500, : (L) 2 X	ns, 3 \ 0 3 \ 0	1 \\1\\\1\\\1\\\1\\\	550 2 3 3	ns, 0 \(2 \)	2 1 \(2\) 3 \(2\)	3 0	3 \(\frac{1}{3}\)		<u>-</u>		

 The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation

In the design, I named the result of left and right side of equation(a) to left1 and right1, equation(b) to left2 and right2. I used both data flow and structured design to calculate left1, right1, left2 and right2 in 1bit and 2bit.

As we can see from the truth table, left1 and right1, left2 and right2 share the same truth value, meaning that distribution law is verified in both 1bit and 2bit calculations. To be noted that the truth table is presented in binary form, while simulation results are in decimal form for convenient purposes as it's easier for eyes to compare the results.

In the simulation, I iterated through every situation in both 1bit (8 situations) and 2bit (64 situations), in both data flow and structured design, and the value of left1 and right1, left2 and right2 matches the truth table, again verifying distribution law and the correctness of the design.

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

Problem: In simulation, right2 is X.

Solution: Since I simulated both structured design and data flow, right2 should be the same in both design. I found bug in df where I mistakenly wrote a&b | b&c (b&c should be a&c). After correcting, right2 has the correct value.



Problem: Primitive gates and only used in 1bit calculations, but the inputs are
 2bit.

Solution: I used a[0] to represent the first bit of a (a 2bit input), and a[1] to represent the second bit of a, by dividing 2bit values into 1bit, I am able to use primitive gates to calculate.

 Problem: I created two simulation files in the same project, but vivado only simulated one of them.

Solution: Vivado only simulates the "top" sim file, by right clicking on a sim file and selecting "set as top", I can simulate the other sim file.