

Summary

Standalone is the lowest layer of software modules used to access processor specific functions. Standalone is used when an application accesses board/processor features directly and is below the operating system layer.

This document contains the following sections:

- [MicroBlaze Processor API](#)
- [Cortex A9 Processor API](#)
- [Cortex R5 Processor API](#)
- [Cortex A53 Processor API](#)
- [Xilinx Hardware Abstraction Layer](#)
- [Program Profiling](#)
- [Configuring the Standalone OS](#)
- [MicroBlaze MMU Example](#)

MicroBlaze Processor API

The following list is a summary of the MicroBlaze™ processor API sections. You can click on a link to go directly to the function section.

- [MicroBlaze Processor Interrupt Handling](#)
- [MicroBlaze Processor Exception Handling](#)
- [MicroBlaze Processor Instruction Cache Handling](#)
- [MicroBlaze Processor Data Cache Handling](#)
- [MicroBlaze Processor Fast Simplex Link \(FSL\) Interface Macros](#)
- [MicroBlaze Processor FSL Macro Flags](#)
- [MicroBlaze Processor Pseudo-asm Macro Summary](#)
- [MicroBlaze Processor Version Register \(PVR\) Access Routine and Macros](#)
- [MicroBlaze Processor File Handling](#)
- [MicroBlaze Processor Errno](#)

MicroBlaze Processor Interrupt Handling

The interrupt handling functions help manage interrupt handling on MicroBlaze processor devices. To use these functions, include the header file `mb_interface.h` in your source code.

MicroBlaze Processor Interrupt Handling Function Descriptions

```
void microblaze_enable_interrupts(void)
```

Enable interrupts on the MicroBlaze processor. When the MicroBlaze processor starts up, interrupts are disabled. Interrupts must be explicitly turned on using this function.

```
void microblaze_disable_interrupts(void)
```

Disable interrupts on the MicroBlaze processor. This function can be called when entering a critical section of code where a context switch is undesirable.

```
void microblaze_register_handler(XInterruptHandler  
    Handler, void *DataPtr)
```

Register the interrupt handler for the MicroBlaze processor. This handler is invoked in turn, by the first level interrupt handler that is present in Standalone.

The first level interrupt handler saves and restores registers, as necessary for interrupt handling, so that the function you register with this handler can be dedicated to the other aspects of interrupt handling, without the overhead of saving and restoring registers.

MicroBlaze Processor Exception Handling

This section describes the exception handling functionality available on the MicroBlaze processor. This feature and the corresponding interfaces are not available on versions of the MicroBlaze processor older than v3.00.a.

Note: These functions work correctly only when the parameters that determine hardware exception handling are configured appropriately in the MicroBlaze Microprocessor Hardware Specification (MHS) hardware block. For example, you can register a handler for divide by zero exceptions only if hardware divide by zero exceptions are enabled on the MicroBlaze processor. Refer to the *MicroBlaze Processor Reference Guide (UG081)* for information on how to configure these cache parameters. A link to that document can be found in [“MicroBlaze Processor API,” page 1](#).

MicroBlaze Processor Exception Handler Function Descriptions

The following functions help manage exceptions on the MicroBlaze processor. You must include the `mb_interface.h` header file in your source code to use these functions.

```
void microblaze_disable_exceptions(void)
```

Disable hardware exceptions from the MicroBlaze processor. This routine clears the appropriate “exceptions enable” bit in the model-specific register (MSR) of the processor.

```
void microblaze_enable_exceptions(void)
```

Enable hardware exceptions from the MicroBlaze processor. This routine sets the appropriate “exceptions enable” bit in the MSR of the processor.

```
void microblaze_register_exception_handler(u8  
    ExceptionId, XExceptionHandler Handler, void *DataPtr)
```

Register a handler for the specified exception type. *Handler* is the function that handles the specified exception.

DataPtr is a callback data value that is passed to the exception handler at run-time. By default the exception ID of the corresponding exception is passed to the handler.

Table 1 describes the valid exception IDs, which are defined in the `microblaze_exceptions_i.h` file.

Table 1: Valid Exception IDs

Exception ID	Value	Description
<code>XEXC_ID_FSL</code>	0	FSL bus exceptions.
<code>XEXC_ID_UNALIGNED_ACCESS</code>	1	Unaligned access exceptions.
<code>XEXC_ID_ILLEGAL_OPCODE</code>	2	Exception due to an attempt to execute an illegal opcode.
<code>XEXC_ID_M_AXI_I_EXCEPTION(1)</code>	3	Exception due to a timeout from the Instruction side system bus.
<code>XEXC_ID_M_AXI_D_EXCEPTION(1)</code>	4	Exception due to a timeout on the Data side system bus.
<code>XEXC_ID_DIV_BY_ZERO</code>	5	Divide by zero exceptions from the hardware divide.
<code>XEXC_ID_FPU</code>	6	Exceptions from the floating point unit on the MicroBlaze processor. Note: This exception is valid only on v4.0 and later versions of the MicroBlaze processor.
<code>XEXC_ID_MMU</code>	7	Exceptions from the MicroBlaze processor MMU. All possible MMU exceptions are vectored to the same handler. Note: This exception is valid only on v7.00.a and later versions of the MicroBlaze processor.

By default, Standalone provides empty, no-op handlers for all the exceptions *except* unaligned exceptions. A default, fast, unaligned access exception handler is provided by Standalone.

An unaligned exception can be handled by making the corresponding aligned access to the appropriate bytes in memory. Unaligned access is transparently handled by the default handler. However, software that makes a significant amount of unaligned accesses will see the performance effects of this at run-time. This is because the software exception handler takes much longer to satisfy the unaligned access request as compared to an aligned access.

In some cases you might want to use the provision for unaligned exceptions to just trap the exception, and to be aware of what software is causing the exception. In this case, you should set breakpoints at the unaligned exception handler, to trap the dynamic occurrence of such an exception or register your own custom handler for unaligned exceptions.

Note: The lowest layer of exception handling, always provided by Standalone, stores volatile and temporary registers on the stack; consequently, your custom handlers for exceptions must take into consideration that the first level exception handler will have saved some state on the stack, before invoking your handler.

Nested exceptions are allowed by the MicroBlaze processor. The exception handler, in its prologue, re-enables exceptions. Thus, exceptions within exception handlers are allowed and handled. When the `predecode_fpu_exceptions` parameter is set to `true`, it causes the low-level exception handler to:

- Decode the faulting floating point instruction
- Determine the operand registers
- Store their values into two global variables

You can register a handler for floating point exceptions and retrieve the values of the operands from the global variables. You can use the `microblaze_getfpex_operand_a()` and `microblaze_getfpex_operand_b()` macros.

Note: These macros return the operand values of the last floating point (FP) exception. If there are nested exceptions, you cannot retrieve the values of outer exceptions. An FP instruction might have one of the source registers being the same as the destination operand. In this case, the faulting instruction overwrites the input operand value and it is again irrecoverable.

MicroBlaze Processor Instruction Cache Handling

The following functions help manage instruction caches on the MicroBlaze processor. You must include the `xil_cache.h` header file in your source code to use these functions.

Note: These functions work correctly only when the parameters that determine the caching system are configured appropriately in the MicroBlaze Microprocessor Hardware Specification (MHS) hardware block. Refer to the *MicroBlaze Reference Guide (UG081)* for information on how to configure these cache parameters. “[MicroBlaze Processor API](#),” page 1 contains a link to this document.

MicroBlaze Processor Instruction Cache Handling Function Descriptions

```
void Xil_ICacheEnable(void)
```

Enable the instruction cache on the MicroBlaze processor. When the MicroBlaze processor starts up, the instruction cache is disabled. The instruction cache must be explicitly turned on using this function.

```
void Xil_ICacheDisable(void)
```

Disable the instruction cache on the MicroBlaze processor.

```
void Xil_ICacheInvalidate()
```

Invalidate the instruction icache.

Note: For MicroBlaze processors prior to version v7.20.a, the cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.

```
void Xil_ICacheInvalidateRange(unsigned int cache_addr,
                               unsigned int cache_size)
```

Invalidate the specified range in the instruction icache. This function can be used for invalidating all or part of the instruction icache.

The parameter `cache_addr` indicates the beginning of the cache location to be invalidated. The `cache_size` represents the number of bytes from the `cache_addr` to invalidate.

Note that *cache lines* are invalidated starting from the cache line to which `cache_addr` belongs and ending at the cache line containing the address (`cache_addr + cache_size - 1`).

For example, `Xil_ICacheInvalidateRange(0x00000300, 0x100)` invalidates the instruction cache region from 0x300 to 0x3ff (0x100 bytes of cache memory is cleared starting from 0x300).

If the L2 cache system (system cache) is present in the hardware system, this function invalidates relevant cache lines in the L2 cache as well. The invalidation starts with the L2 cache and moves to the L1 cache.

Note: For MicroBlaze processors prior to version v7.20.a: The cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.

MicroBlaze Processor Data Cache Handling

The following functions help manage data caches on the MicroBlaze processor. You must include the header file `xil_cache.h` in your source code to use these functions.

Note: These functions work correctly only when the parameters that determine the caching system are configured appropriately in the MicroBlaze MHS hardware block. Refer to the *MicroBlaze Processor Reference Guide (UG081)* for information on how to configure these cache parameters. “[MicroBlaze Processor API](#),” page 1 contains a link to this document.

Data Cache Handling Functions

```
void Xil_DCacheEnable(void)
```

Enable the data cache on the MicroBlaze processor. When the MicroBlaze processor starts up, the data cache is disabled. The data cache must be explicitly turned on using this function.

```
void Xil_DCache_Disable(void)
```

Disable the data cache on the MicroBlaze processor. If writeback caches are enabled in the MicroBlaze processor hardware, this function also flushes the dirty data in the cache back to external memory and invalidates the cache. For write through caches, this function does not do any extra processing other than disabling the cache.

If the L2 cache system is present in the hardware, this function flushes the L2 cache before disabling the DCache.

```
void Xil_DCacheFlush()
```

Flush the entire data cache. This function can be used when write-back caches are turned on in the MicroBlaze processor hardware. Executing this function ensures that the dirty data in the cache is written back to external memory and the contents invalidated.

If the L2 cache system is present in the hardware, this function flushes the L2 cache first, before flushing the L1 cache.

```
void Xil_DCacheFlushRange(unsigned int cache_addr,  
                           unsigned int cache_len)
```

Flush the specified data cache range. This function can be used when write-back caches are enabled in the MicroBlaze processor hardware. Executing this function ensures that the dirty data in the cache range is written back to external memory and the contents of the cache range are invalidated. Note that *cache lines* will be flushed starting from the cache line to which *cache_addr* belongs and ending at the cache line containing the address (*cache_addr* + *cache_size* - 1).

If the L2 cache system is present in the hardware, this function flushes the relevant L2 cache range first, before flushing the L1 cache range.

For example, `Xil_DCacheFlushRange (0x00000300, 0x100)` flushes the data cache region from 0x300 to 0x3ff (0x100 bytes of cache memory is flushed starting from 0x300).

```
void Xil_DCacheInvalidate()
```

Invalidate the data cache.

If the L2 cache system is present in the hardware, this function invalidates the L2 cache first, before invalidating the L1 cache.

Note: For MicroBlaze processors prior to version v7.20.a, the cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.

```
void Xil_DCacheInvalidateRange(unsigned int cache_addr,
                               unsigned int cache_size)
```

Invalidate the data cache. This function can be used for invalidating all or part of the data cache. The parameter *cache_addr* indicates the beginning of the cache location and *cache_size* represents the size from *cache_addr* to invalidate.

Note that *cache lines* will be invalidated starting from the cache line to which *cache_addr* belongs and ending at the cache line containing the address (*cache_addr* + *cache_size* - 1).

If the L2 cache system is present in the hardware, this function invalidates the relevant L2 cache range first, before invalidating the L1 cache range.

Note: For MicroBlaze processors prior to version v7.20.a, the cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.

For example, `Xil_DCacheInvalidateRange (0x00000300, 0x100)` invalidates the data cache region from 0x300 to 0x3ff (0x100 bytes of cache memory is cleared starting from 0x300).

Software Sequence for Initializing Instruction and Data Caches

Typically, before using the cache, your program must perform a particular sequence of cache operations to ensure that invalid/dirty data in the cache is not being used by the processor. This would typically happen during repeated program downloads and executions.

The following example snippets show the necessary software sequence for initializing instruction and data caches in your program.

```
/* Initialize ICache */
Xil_ICacheInvalidate ();
Xil_ICacheEnable ();

/* Initialize DCache */
Xil_DCacheInvalidate ();
Xil_DCacheEnable ();
```

At the end of your program, you should also put in a sequence similar to the example snippet below. This ensures that the cache and external memory are left in a valid and clean state.

```
/* Clean up DCache. For writeback caches, the disable_dcache routine
   internally does the flush and invalidate. For write through caches,
   an explicit invalidation must be performed on the entire cache. */

#if XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK == 0
Xil_DCacheInvalidate ();
#endif

Xil_DCacheDisable ();

/* Clean up ICache */
Xil_ICacheInvalidate ();
Xil_ICacheDisable ();
```

MicroBlaze Processor Fast Simplex Link (FSL) Interface Macros

Standalone includes macros to provide convenient access to accelerators connected to the MicroBlaze Fast Simplex Link (FSL) Interfaces.

MicroBlaze Processor Fast Simplex Link (FSL) Interface Macro Summary

The following is a list of the available macros. Click on a macro name to go to the description of the active macros.

getfslx(val,id,flags)	putdfslx(val,id,flags)
putfslx(val,id,flags)	tgetdfslx(val,id,flags)
tgetfslx(val,id,flags)	tputdfslx(val,id,flags)
getdfslx(val,id,flags)	fsl_isinvalid(invalid)
	fsl_iserror(error)

MicroBlaze Processor FSL Macro Descriptions

The following macros provide access to all of the functionality of the MicroBlaze FSL feature in one simple and parameterized interface. Some capabilities are available on MicroBlaze v7.00.a and later only, as noted in the descriptions.

In the macro descriptions, *val* refers to a variable in your program that can be the source or sink of the FSL operation.

Note: *id* must be an integer *literal* in the basic versions of the macro (`getfslx`, `putfslx`, `tgetfslx`, `tputfslx`) and can be an integer literal or an integer variable in the dynamic versions of the macros (`getdfslx`, `putdfslx`, `tgetdfslx`, `tputdfslx`.)

You must include `fsl.h` in your source files to make these macros available.

getfslx(*val*,*id*,*flags*)

Performs a get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is a literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later). The semantics of the instruction is determined by the valid FSL macro flags, which are listed in [Table 2, page 9](#).

putfslx(*val*,*id*,*flags*)

Performs a put function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is a literal in the range of 0 to 7 (0 to 15 for MicroBlaze processor v7.00.a and later).

The semantics of the instruction is determined by the valid FSL macro flags, which are listed in [Table 2, page 9](#).

tgetfslx(*val*,*id*,*flags*)

Performs a test get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is a literal in the ranging of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later). This macro can be used to test reading a single value from the FSL. The semantics of the instruction is determined by the valid FSL macro flags, which are listed in [Table 2, page 9](#).

tputfslx(*val*,*id*,*flags*)

Performs a put function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is a literal in the range of 0 to 7 (0 to 15 for MicroBlaze processor v7.00.a and later). This macro can be used to test writing a single value to the FSL. The semantics of the put instruction is determined by the valid FSL macro flags, which are listed in [Table 2, page 9](#).

getd fslx(*val*, *id*, *flags*)

Performs a get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is an integer value or variable in the range of 0 to 15. The semantics of the instruction is determined by the valid FSL macro flags, which are listed in [Table 2, page 9](#). This macro is available on MicroBlaze processor v7.00.a and later only.

putdfslx(*val*, *id*, *flags*)

Performs a put function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is an integer value or variable in the range of 0 to 15. The semantics of the instruction is determined by the valid FSL macro flags, which are listed in [Table 2, page 9](#). This macro is available on MicroBlaze processor v7.00.a and later only.

tgetdfslx(*val*, *id*, *flags*)

Performs a test get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is an integer or variable in the range of 0 to 15. This macro can be used to test reading a single value from the FSL. The semantics of the instruction is determined by the valid FSL macro flags, listed in [Table 2, page 9](#). This macro is available on MicroBlaze processor v7.00.a and later only.

tputdfslx(*val*, *id*, *flags*)

Performs a put function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier and is an integer or variable in the range of 0 to 15. This macro can be used to test writing a single value to the FSL. The semantics of the instruction is determined by the valid FSL macro flags, listed in [Table 2, page 9](#). This macro is available on MicroBlaze processor v7.00.a and later only.

fsl_isinvalid(*invalid*)

Checks if the last FSL operation returned valid data. This macro is applicable after invoking a non-blocking FSL put or get instruction. If there was no data on the FSL channel on a get, or if the FSL channel was full on a put, *invalid* is set to 1; otherwise, it is set to 0.

fsl_iserror(*error*)

This macro is used to check if the last FSL operation set an error flag. This macro is applicable after invoking a control FSL put or get instruction. If the control bit was set *error* is set to 1; otherwise, it is set to 0.

MicroBlaze Processor FSL Macro Flags

Table 2 lists the available FSL Macro flags.

Table 2: FSL Macro Flags

Flag	Description
FSL_DEFAULT	Blocking semantics (on MicroBlaze processor v7.00.a and later this mode is interruptible).
FSL_NONBLOCKING	Non-blocking semantics. ¹
FSL_EXCEPTION	Generate exceptions on control bit mismatch. ²
FSL_CONTROL	Control semantics.
FSL_ATOMIC	Atomic semantics. A sequence of FSL instructions cannot be interrupted.
FSL_NONBLOCKING_EXCEPTION	Combines non-blocking and exception semantics.
FSL_NONBLOCKING_CONTROL	Combines non-blocking and control semantics.
FSL_NONBLOCKING_ATOMIC	Combines non-blocking and atomic semantics.
FSL_EXCEPTION_CONTROL	Combines exception and control semantics.
FSL_EXCEPTION_ATOMIC	Combines exception and atomic semantics.
FSL_CONTROL_ATOMIC	Combines control and atomic semantics.
FSL_NONBLOCKING_EXCEPTION_CONTROL	Combines non-blocking, exception, and control semantics. ²
FSL_NONBLOCKING_EXCEPTION_ATOMIC	Combines non-blocking, exception, and atomic semantics.
FSL_NONBLOCKING_CONTROL_ATOMIC	Combines non-blocking, atomic, and control semantics.
FSL_EXCEPTION_CONTROL_ATOMIC	Combines exception, atomic, and control semantics.
FSL_NONBLOCKING_EXCEPTION_CONTROL_ATOMIC	Combines non-blocking, exception, control, and atomic semantics.

1. When non-blocking semantics are not applied, blocking semantics are implied.

2. This combination of flags is available only on MicroBlaze processor v7.00.a and later versions.

Deprecated MicroBlaze Processor Fast Simplex Link (FSL) Macros

The following macros are deprecated:

getfsl(*val*, *id*) (deprecated)

Performs a blocking data get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

putfsl(*val*, *id*) (deprecated)

Performs a blocking data put function on an output FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

ngetfsl(*val*, *id*) (deprecated)

Performs a non-blocking data get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7.

nputfsl(*val*, *id*) (deprecated)

Performs a non-blocking data put function on an output FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7.

cgetfsl(*val*, *id*) (deprecated)

Performs a blocking control get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

cputfsl(*val*, *id*) (deprecated)

Performs a blocking control put function on an output FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

ncgetfsl(*val*, *id*) (deprecated)

Performs a non-blocking control get function on an input FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7.

ncputfsl(*val*, *id*) (deprecated)

Performs a non-blocking control put function on an output FSL of the MicroBlaze processor; *id* is the FSL identifier in the range of 0 to 7.

getfsl_interruptible(*val*, *id*) (deprecated)

Performs repeated non-blocking data get operations on an input FSL of the MicroBlaze processor until valid data is actually fetched; *id* is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts will be serviced by the processor.

putfsl_interruptible(*val*, *id*) (deprecated)

Performs repeated non-blocking data put operations on an output FSL of the MicroBlaze processor until valid data is sent out; *id* is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts will be serviced by the processor.

cgetfsl_interruptible(*val*, *id*)(deprecated)

Performs repeated non-blocking control get operations on an input FSL of the MicroBlaze processor until valid data is actually fetched; *id* is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts are serviced by the processor.

cputfsl_interruptible(*val*, *id*)(deprecated)

Performs repeated non-blocking control put operations on an output FSL of the MicroBlaze processor until valid data is sent out; *id* is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts are serviced by the processor.

MicroBlaze Processor Pseudo-asm Macros

Standalone includes macros to provide convenient access to various registers in the MicroBlaze processor. Some of these macros are very useful within exception handlers for retrieving information about the exception. To use these macros, you must include the `mb_interface.h` header file in your source code.

MicroBlaze Processor Pseudo-asm Macro Summary

The following is a summary of the MicroBlaze processor pseudo-asm macros. Click on the macro name to go to the description.

[mfgpr\(rn\)](#)
[mfmsr\(\)](#)
[mfesr\(\)](#)
[mfear\(\)](#)
[mffsr\(\)](#)
[mtmsr\(v\)](#)
[mtgpr\(rn,v\)](#)
[microblaze_getfpex_operand_a\(\)](#)
[microblaze_getfpex_operand_b\(\)](#)
[clz\(v\)](#)
[mbar\(mask\)](#)
[mb_swapb\(v\)](#)
[mb_swaph\(v\)](#)
[mb_sleep](#)

MicroBlaze Processor Pseudo-asm Macro Descriptions

mfgpr(*rn*)

Return value from the general purpose register (GPR) *rn*.

mfmsr()

Return the current value of the MSR.

mfesr()

Return the current value of the Exception Status Register (ESR).

mfear()

Return the current value of the Exception Address Register (EAR).

mffsr()

Return the current value of the Floating Point Status (FPS).

mtmsr(*v*)

Move the value *v* to MSR.

mtgpr(*rn*, *v*)

Move the value *v* to GPR *rn*.

microblaze_getfpex_operand_a()

Return the saved value of operand A of the last faulting floating point instruction.

microblaze_getfpex_operand_b()

Return the saved value of operand B of the last faulting floating point instruction.

Note: Because of the way some of these macros have been written, they cannot be used as parameters to function calls and other such constructs.

clz(*v*)

Counts the number of leading zeros in the data specified by *v*

mbar(*mask*)

This instruction ensures that outstanding memory accesses on memory interfaces are completed before any subsequent instructions are executed. *mask* value of 1 specifies data side barrier, *mask* value of 2 specifies instruction side barrier and *mask* value of 16 specifies to put the processor in sleep.

mb_swapb(*v*)

Swaps the bytes in the data specified by *v*. This converts the bytes in the data from little endian to big endian or vice versa. So *v* contains a value of 0x12345678, the macro will return a value of 0x78563412.

mb_swaph(*v*)

Swaps the half words in the data specified by *v*. So if *v* has a value of 0x12345678, the macro will return a value of 0x56781234.

mb_sleep

Puts the processor in sleep.

MicroBlaze Processor Version Register (PVR) Access Routine and Macros

MicroBlaze processor v5.00.a and later versions have configurable Processor Version Registers (PVRs). The contents of the PVR are captured using the `pvr_t` data structure, which is defined as an array of 32-bit words, with each word corresponding to a PVR register on hardware. The number of PVR words is determined by the number of PVRs configured in the hardware. You should not attempt to access PVR registers that are not present in hardware, as the `pvr_t` data structure is resized to hold only as many PVRs as are present in hardware.

To access information in the PVR:

1. Use the `microblaze_get_pvr()` function to populate the PVR data into a `pvr_t` data structure.
2. In subsequent steps, you can use any one of the PVR access macros list to get individual data stored in the PVR.

Note: The PVR access macros take a parameter, which must be of type `pvr_t`.

PVR Access Routine

The following routine is used to access the PVR. You must include `pvr.h` file to make this routine available.

```
int microblaze_get_pvr(pvr_t *pvr)
```

Populate the PVR data structure to which `pvr` points with the values of the hardware PVR registers. This routine populates only as many PVRs as are present in hardware and the rest are zeroed. This routine is not available if `C_PVR` is set to `NONE` in hardware.

PVR Macros

The following processor macros are used to access the PVR. You must include `pvr.h` file to make these macros available.

[Table 3](#) lists the MicroBlaze processor PVR macros and descriptions.

Table 3: PVR Access Macros

Macro	Description
<code>MICROBLAZE_PVR_IS_FULL(pvr)</code>	Return non-zero integer if PVR is of type FULL, 0 if basic.
<code>MICROBLAZE_PVR_USE_BARREL(pvr)</code>	Return non-zero integer if hardware barrel shifter present.
<code>MICROBLAZE_PVR_USE_DIV(pvr)</code>	Return non-zero integer if hardware divider present.
<code>MICROBLAZE_PVR_USE_HW_MUL(pvr)</code>	Return non-zero integer if hardware multiplier present.
<code>MICROBLAZE_PVR_USE_FPU(pvr)</code>	Return non-zero integer if hardware floating point unit (FPU) present.
<code>MICROBLAZE_PVR_USE_FPU2(pvr)</code>	Return non-zero integer if hardware floating point conversion and square root instructions are present.
<code>MICROBLAZE_PVR_USE_ICACHE(pvr)</code>	Return non-zero integer if I-cache present.
<code>MICROBLAZE_PVR_USE_DCACHE(pvr)</code>	Return non-zero integer if D-cache present.

Table 3: PVR Access Macros (Cont'd)

Macro	Description
MICROBLAZE_PVR_MICROBLAZE_VERSION(pvr)	Return MicroBlaze processor version encoding. Refer to the <i>MicroBlaze Processor Reference Guide (UG081)</i> for mappings from encodings to actual hardware versions. “MicroBlaze Processor API,” page 1 contains a link to this document.
MICROBLAZE_PVR_USER1(pvr)	Return the USER1 field stored in the PVR.
MICROBLAZE_PVR_USER2(pvr)	Return the USER2 field stored in the PVR.
MICROBLAZE_PVR_INTERCONNECT(pvr)	Return non-zero if MicroBlaze processor has PLB interconnect; otherwise return zero.
MICROBLAZE_PVR_D_PLB(pvr)	Return non-zero integer if Data Side PLB interface is present.
MICROBLAZE_PVR_D_OPB(pvr)	Return non-zero integer if Data Side On-chip Peripheral Bus (OPB) interface present.
MICROBLAZE_PVR_D_LMB(pvr)	Return non-zero integer if Data Side Local Memory Bus (LMB) interface present.
MICROBLAZE_PVR_I_PLB(pvr)	Return non-zero integer if Instruction Side PLB interface is present.
MICROBLAZE_PVR_I_OPB(pvr)	Return non-zero integer if Instruction side OPB interface present.
MICROBLAZE_PVR_I_LMB(pvr)	Return non-zero integer if Instruction side LMB interface present.
MICROBLAZE_PVR_INTERRUPT_IS_EDGE(pvr)	Return non-zero integer if interrupts are configured as edge-triggered.
MICROBLAZE_PVR_EDGE_IS_POSITIVE(pvr)	Return non-zero integer if interrupts are configured as positive edge triggered.
MICROBLAZE_PVR_USE_MUL64(pvr)	Return non-zero integer if MicroBlaze processor supports 64-bit products for multiplies.
MICROBLAZE_PVR_OPCODE_0x0_ILLEGAL(pvr)	Return non-zero integer if opcode 0x0 is treated as an illegal opcode.
MICROBLAZE_PVR_UNALIGNED_EXCEPTION(pvr)	Return non-zero integer if unaligned exceptions are supported.
MICROBLAZE_PVR_ILL_OPCODE_EXCEPTION(pvr)	Return non-zero integer if illegal opcode exceptions are supported.
MICROBLAZE_PVR_IOPB_EXCEPTION(pvr)	Return non-zero integer if I-OPB exceptions are supported.
MICROBLAZE_PVR_DOPB_EXCEPTION(pvr)	Return non-zero integer if D-OPB exceptions are supported.
MICROBLAZE_PVR_IPLB_EXCEPTION(pvr)	Return non-zero integer if I-PLB exceptions are supported.
MICROBLAZE_PVR_DPLB_EXCEPTION(pvr)	Return non-zero integer if D-PLB exceptions are supported.
MICROBLAZE_PVR_DIV_ZERO_EXCEPTION(pvr)	Return non-zero integer if divide by zero exceptions are supported.

Table 3: PVR Access Macros (Cont'd)

Macro	Description
<code>MICROBLAZE_PVR_FPU_EXCEPTION(pvr)</code>	Return non-zero integer if FPU exceptions are supported.
<code>MICROBLAZE_PVR_FSL_EXCEPTION(pvr)</code>	Return non-zero integer if FSL exceptions are present.
<code>MICROBLAZE_PVR_DEBUG_ENABLED(pvr)</code>	Return non-zero integer if debug is enabled.
<code>MICROBLAZE_PVR_NUM_PC_BRK(pvr)</code>	Return the number of hardware PC breakpoints available.
<code>MICROBLAZE_PVR_NUM_RD_ADDR_BRK(pvr)</code>	Return the number of read address hardware watchpoints supported.
<code>MICROBLAZE_PVR_NUM_WR_ADDR_BRK(pvr)</code>	Return the number of write address hardware watchpoints supported.
<code>MICROBLAZE_PVR_FSL_LINKS(pvr)</code>	Return the number of FSL links present.
<code>MICROBLAZE_PVR_ICACHE_BASEADDR(pvr)</code>	Return the base address of the I-cache.
<code>MICROBLAZE_PVR_ICACHE_HIGHADDR(pvr)</code>	Return the high address of the I-cache.
<code>MICROBLAZE_PVR_ICACHE_ADDR_TAG_BITS(pvr)</code>	Return the number of address tag bits for the I-cache.
<code>MICROBLAZE_PVR_ICACHE_USE_FSL(pvr)</code>	Return non-zero if I-cache uses FSL links.
<code>MICROBLAZE_PVR_ICACHE_ALLOW_WR(pvr)</code>	Return non-zero if writes to I-caches are allowed.
<code>MICROBLAZE_PVR_ICACHE_LINE_LEN(pvr)</code>	Return the length of each I-cache line in bytes.
<code>MICROBLAZE_PVR_ICACHE_BYTE_SIZE(pvr)</code>	Return the size of the D-cache in bytes.
<code>MICROBLAZE_PVR_DCACHE_BASEADDR(pvr)</code>	Return the base address of the D-cache.
<code>MICROBLAZE_PVR_DCACHE_HIGHADDR(pvr)</code>	Return the high address of the D-cache.
<code>MICROBLAZE_PVR_DCACHE_ADDR_TAG_BITS(pvr)</code>	Return the number of address tag bits for the D-cache.
<code>MICROBLAZE_PVR_DCACHE_USE_FSL(pvr)</code>	Return non-zero if the D-cache uses FSL links.
<code>MICROBLAZE_PVR_DCACHE_ALLOW_WR(pvr)</code>	Return non-zero if writes to D-cache are allowed.
<code>MICROBLAZE_PVR_DCACHE_LINE_LEN(pvr)</code>	Return the length of each line in the D-cache in bytes.
<code>MICROBLAZE_PVR_DCACHE_BYTE_SIZE(pvr)</code>	Return the size of the D-cache in bytes.
<code>MICROBLAZE_PVR_TARGET_FAMILY(pvr)</code>	Return the encoded target family identifier.

Table 3: PVR Access Macros (Cont'd)

Macro	Description
MICROBLAZE_PVR_MSR_RESET_VALUE	Refer to the <i>MicroBlaze Processor Reference Guide (UG081)</i> for mappings from encodings to target family name strings. “ MicroBlaze Processor API ,” page 1 contains a link to this document.
MICROBLAZE_PVR_MMU_TYPE(pvr)	Returns the value of C_USE_MMU. Refer to the <i>MicroBlaze Processor Reference Guide (UG081)</i> for mappings from MMU type values to MMU function. “ MicroBlaze Processor API ,” page 1 contains a link to this document.

MicroBlaze Processor File Handling

The following routine is included for file handling:

```
int fcntl(int fd, int cmd, long arg);
```

A dummy implementation of `fcntl()`, which always returns 0, is provided. `fcntl` is intended to manipulate file descriptors according to the command specified by `cmd`. Because Standalone does not provide a file system, this function is included for completeness only.

MicroBlaze Processor Errno

The following routine provides the error number value:

```
int errno( );
```

Return the global value of `errno` as set by the last C library call.

Cortex A9 Processor API

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compilers.

The following lists the Cortex A9 Processor API sections. You can click on a link to go directly to the function section.

- [Cortex A9 Processor Boot Code](#)
- [Cortex A9 Processor Cache Functions](#)
- [Cortex A9 Processor Exception Handling](#)
- [Cortex A9 Processor File Support](#)
- [Cortex A9 gcc Errno Function](#)
- [Cortex A9 gcc Memory Management](#)
- [Cortex A9 gcc Process Functions](#)
- [Cortex A9 Processor-Specific Include Files](#)
- [Cortex A9 Time Functions](#)

The following subsections describe the functions by type.

Cortex A9 Processor Boot Code

The boot.S file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. It performs the following tasks.

- Invalidate L1 caches, TLBs, Branch Predictor Array, etc.
- Invalidate L2 caches and initialize L2 Cache Controller
- Enable caches and MMU
- Load MMU translation table base address into the TTB registers
- Enable NEON coprocessor

The boot code also starts the Cycle Counter and initializes the Static Memory Controller.

Cortex A9 Processor Cache Functions

The xil_cache.c file and the corresponding xil_cache.h header file provide access to the following cache and cache-related operations.

Cache Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

[void Xil_DCacheEnable\(void\)](#)

[void Xil_DCacheInvalidate\(void\)](#)

[void Xil_DCacheInvalidateLine\(unsigned int adr\)](#)

[void Xil_DCacheInvalidateRange\(unsigned int adr, unsigned len\)](#)

[void Xil_DCacheFlush\(void\)](#)

[void Xil_DCacheFlushLine\(unsigned int adr\)](#)

[void Xil_DCacheFlushRange\(unsigned int adr, unsigned len\)](#)

[void Xil_DCacheStoreLine\(unsigned int adr\)](#)

[void Xil_ICacheEnable\(void\)](#)

[void Xil_ICacheDisable\(void\)](#)

```

void Xil_ICacheInvalidate(void)
void Xil_ICacheInvalidateLine(unsigned int adr)
void Xil_ICacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L1DCacheEnable(void)
void Xil_L1DCacheDisable(void)
void Xil_L1DCacheInvalidate(void)
void Xil_L1DCacheInvalidateLine(unsigned int adr)
void Xil_L2CacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L1DCacheFlush(void)
void Xil_L1DCacheFlushLine(unsigned int adr)
void Xil_L1DCacheFlushRange(unsigned int adr, unsigned len)
void Xil_L1DCacheStoreLine(unsigned int adr)
void Xil_L1ICacheEnable(void)
void Xil_ICacheDisable(void)
void Xil_ICacheInvalidate(void)
void Xil_L1ICacheInvalidateLine(unsigned int adr)
void Xil_L1ICacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L2CacheEnable(void)
void Xil_L2CacheDisable(void)
void Xil_L2CacheInvalidate(void)
void Xil_L2CacheInvalidateLine(unsigned int adr)
void Xil_L2CacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L2CacheFlush(void)
void Xil_L2CacheFlushLine(unsigned int adr)
void Xil_L2CacheFlushRange(unsigned int adr, unsigned len)
void Xil_L2CacheStoreLine(unsigned int adr)

```

Cache Function Descriptions

```
void xil_DCacheEnable(void)
```

Enable the data caches.

```
void xil_DCacheInvalidate(void)
```

Invalidate the entire data cache.

```
void xil_DCacheInvalidateLine(unsigned int adr)
```

Invalidate a data cache line. If the byte specified by *adr* is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

```
void Xil_DCacheInvalidateRange(unsigned int adr, unsigned  
    len)
```

Invalidates the data cache lines that are described by the address range starting from *adr* and *len* bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

```
void Xil_DCacheFlush(void)
```

Flush the entire Data cache.

```
void Xil_DCacheFlushLine(unsigned int adr)
```

Flush a Data cache line. If the byte specified by the address (*adr*) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

```
void Xil_DCacheFlushRange(unsigned int adr, unsigned len)
```

Flushes the data cache lines that are described by the address range starting from *adr* and *len* bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

```
void Xil_DCacheStoreLine(unsigned int adr)
```

Store a Data cache line. If the byte specified by the *adr* is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

```
void Xil_ICacheEnable(void)
```

Enable the instruction caches.

```
void Xil_ICacheDisable(void)
```

Disable the instruction caches.

```
void Xil_ICacheInvalidate(void)
```

Invalidate the entire instruction cache.

```
void Xil_ICacheInvalidateLine(unsigned int adr)
```

Invalidate an instruction cache line. If the instruction specified by the parameter *adr* is cached by the instruction cache, the cacheline containing that instruction is invalidated.

```
void Xil_ICacheInvalidateRange(unsigned int adr, unsigned  
    len)
```

Invalidate the instruction cache for the given address range. If the bytes specified by the *adr* are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L1DCacheEnable(void)
```

Enable the level 1 data cache.

```
void Xil_L1DCacheDisable(void)
```

Disable the level 1 data cache.

```
void Xil_L1DCacheInvalidate(void)
```

Invalidate the level 1 data cache.

```
void Xil_L1DCacheInvalidateLine(unsigned int adr)
```

Invalidate a level 1 data cache line. If the byte specified by the *adr* is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L1DCacheInvalidateRange(unsigned int adr,  
    unsigned len)
```

Invalidate the level 1 data cache for the given address range. If the bytes specified by the *adr* are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L1DCacheFlush(void)
```

Flush the level 1 data cache.

```
void Xil_L1DCacheFlushLine(unsigned int adr)
```

Flush a level 1 data cache line. If the byte specified by the *adr* is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

```
void Xil_L1DCacheFlushRange(unsigned int adr, unsigned  
    len)
```

Flush the level 1 data cache for the given address range. If the bytes specified by the *adr* are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the written to system memory first before the before the line is invalidated.

```
void Xil_L1DCacheStoreLine(unsigned int adr)
```

Store a level 1 data cache line. If the byte specified by the *adr* is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

```
void Xil_L1ICacheEnable(void)
```

Enable the level 1 instruction cache.

```
void Xil_L1ICacheDisable(void)
```

Disable level 1 the instruction cache.

```
void Xil_L1ICacheInvalidate(void)
```

Invalidate the entire level 1 instruction cache.

```
void Xil_L1ICacheInvalidateLine(unsigned int adr)
```

Invalidate a level 1 instruction cache line. If the instruction specified by the parameter *adr* is cached by the instruction cache, the cacheline containing that instruction is invalidated.

```
void Xil_L1ICacheInvalidateRange(unsigned int adr,  
    unsigned len)
```

Invalidate the level 1 instruction cache for the given address range. If the bytes specified by the *adr* are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L2CacheEnable(void)
```

Enable the L2 cache.

```
void Xil_L2CacheDisable(void)
```

Disable the L2 cache.

```
void Xil_L2CacheInvalidate(void)
```

Invalidate the L2 cache. If the byte specified by the *adr* is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L2CacheInvalidateLine(unsigned int adr)
```

Invalidate a level 2 cache line. If the byte specified by the *adr* is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L2CacheInvalidateRange(unsigned int adr, unsigned
    len)
```

Invalidate the level 2 cache for the given address range. If the bytes specified by the *adr* are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

```
void Xil_L2CacheFlush(void)
```

Flush the L2 cache. If the byte specified by the *adr* is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

```
void Xil_L2CacheFlushLine(unsigned int adr)
```

Flush a level 1 cache line. If the byte specified by the *adr* is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

```
void Xil_L2CacheFlushRange(unsigned int adr, unsigned len)
```

Flush the level 2 cache for the given address range. If the bytes specified by the *adr* are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the written to system memory first before the before the line is invalidated.

```
void Xil_L2CacheStoreLine(unsigned int adr)
```

Store a level 2 cache line. If the byte specified by the *adr* is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

```
void XL2cc_EventCtrInit(int Event0, int Event1)
```

This function initializes the event counters in L2 Cache controller with a set of event codes specified by the user. Use the event codes defined by `XL2CC_*` in `xl2cc_counter.h` to specify the events *Event0* and *Event1*.

```
void XL2cc_EventCtrStart(void)
```

This function starts the event counters in L2 Cache controller.

```
void XL2cc_EventCtrStop(u32 *EveCtr0, u32 *EveCtr1)
```

This function disables the event counters in L2 Cache controller, saves the counter values to address pointed to by *EveCtr0* and *EveCtr1* and resets the counters.

Cortex A9 Processor MMU Handling

The standalone BSP MMU handling API is implemented in file `xil_mmu.c` and the corresponding header file `xil_mmu.h`.

MMU Handling Function Summary

The following function describes the available MMU handling API.

void Xil_SetTlbAttributes(u32 addr, u32 attrib)

This function changes the MMU attribute of the 1 MB address range in which the passed memory address "addr" falls.

The new MMU attribute is passed as an argument "attrib" to this API.

This API can be used to change attributes such as cache-ability and share-ability of a specified memory region.

Cortex A9 Processor Exception Handling

The Standalone BSP provides an exception handling API. For details about the exceptions and interrupts on ARM Cortex-A9 processor, refer to "Exceptions" under the chapter "The System Level Programmers' Model" in the ARM Architecture Reference Manual ARMv7-A and ARMv-7R edition.

The exception handling API is implemented in a set of the files - `asm_vectors.S`, `vectors.c`, `xil_exception.c`, and the corresponding header files `vectors.h` and `xil_exception.h`.

Exception Handling Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

[void Xil_ExceptionInit\(void\)](#)

[void Xil_ExceptionRegisterHandler \(u8 ExceptionId, XExceptionHandler Handler, void *DataPtr\)](#)

[void Xil_ExceptionRemoveHandler \(u8 ExceptionId\)](#)

[void Xil_ExceptionEnableMask\(Mask\)](#)

[void Xil_ExceptionEnable\(void\)](#)

[void Xil_ExceptionDisableMask\(Mask\)](#)

[void Xil_ExceptionDisable\(void\)](#)

Exception Handling Function Descriptions

void Xil_ExceptionInit(void)

Sets up the interrupt vector table and registers a "do nothing" function for each exception. This function has no parameters and does not return a value. This function must be called before registering any exception handlers or enabling any interrupts.

```
void Xil_ExceptionRegisterHandler (u8 ExceptionId,
    XExceptionHandler Handler, void *DataPtr)
```

Registers an exception handler for a specific exception; does not return a value. Refer to Table 1, for a list of exception types and their values.

The parameters are:

- **ExceptionId** is of parameter type u8, and is the exception to which this handler should be registered. The type and the values are defined in the xil_exception.h header file.
- **Handler** is an Xil_ExceptionHandler parameter that is the pointer to the exception handling function.

The function provided as the Handler parameter must have the following function prototype:

```
typedef void (*Xil_ExceptionHandler)(void * DataPtr);
```

This prototype is declared in the xil_exception.h header file.

- **DataPtr** is of parameter type void * and is the user value to be passed when the Handler is called.

When this Handler function is called, the parameter DataPtr contains the same value provided, when the Handler was registered.

Table 4: Registered Exception Types and Values

Exception Type	Value
XIL_EXCEPTION_ID_RESET	0
XIL_EXCEPTION_ID_UNDEFINED_INT	1
XIL_EXCEPTION_ID_SWI_INT	2
XIL_EXCEPTION_ID_PREFETCH_ABORT_INT	3
XIL_EXCEPTION_ID_DATA_ABORT_INT	4
XIL_EXCEPTION_ID_IRQ_INT	5
XIL_EXCEPTION_ID_FIQ_INT	6

```
void Xil_ExceptionRemoveHandler (u8 ExceptionId)
```

De-register a handler function for a given exception. For possible values of parameter ExceptionId, refer to Table 1.

```
void Xil_ExceptionEnableMask (Mask)
```

Enable exceptions specified by Mask. The parameter Mask is a bitmask for exceptions to be enabled. The Mask parameter can have the values XIL_EXCEPTION_IRQ, XIL_EXCEPTION_FIQ, or XIL_EXCEPTION_ALL.

```
void Xil_ExceptionEnable (void)
```

Enable the IRQ exception.

These macros must be called after initializing the vector table with function Xil_exceptionInit and registering exception handlers with function Xil_ExceptionRegisterHandler.


```
void Xil_ExceptionDisableMask(Mask)
```

Disable exceptions specified by Mask. The parameter Mask is a bitmask for exceptions to be disabled. The Mask parameter can have the values XIL_EXCEPTION_IRQ, XIL_EXCEPTION_FIQ, or XIL_EXCEPTION_ALL.

```
void Xil_ExceptionDisable(void)
```

Disable the IRQ exception.

Cortex A9 Processor and pl310 Errata Support

Various ARM errata are handled in the standalone BSP. The implementation for errata handling follows ARM guidelines and is based on the open source Linux support for these errata. The errata conditions handled in the standalone BSP are listed below.

- ARM erratum number 742230 (DMB operation may be faulty)
- ARM erratum number 743622 (Faulty hazard checking in the Store Buffer may lead to data corruption)
- ARM erratum number 775420 (A data cache maintenance operation which aborts, might lead to deadlock)
- ARM erratum number 794073 (Speculative instruction fetches with MMU disabled might not comply with architectural requirements)
- ARM erratum number 588369 (Clean & Invalidate maintenance operations do not invalidate clean lines)
- ARM PL310 erratum number 727915 (Background Clean and Invalidate by Way operation can cause data corruption)
- ARM PL310 erratum number 753970 (Cache sync operation may be faulty)

For further information on these errata items, please refer to the appropriate ARM documentation at ARM the information center.

The BSP file `xil_errata.h` defines macros for these errata. The handling of the errata are enabled by default. To disable handling of all the errata globally, un-define the macro `ENABLE_ARM_ERRATA` in `xil_errata.h`. To disable errata on a per-erratum basis, un-define relevant macros in `xil_errata.h`.

Cortex A9 Processor File Support

The following links take you directly to the `gcc` file support function.

```
int read(int fd, char *buf, int nbytes)
int write(int fd, char *buf, int nbytes)
int isatty(int fd)
int fcntl(int fd, int cmd, long arg)
```

File support is limited to the `stdin` and `stdout` streams. Consequently, the following functions are *not* necessary:

gcc

- `open()` (in `gcc/open.c`)
- `close()` (in `gcc/close.c`)
- `fstat()` (in `gcc/fstat.c`)
- `unlink()` (in `gcc/unlink.c`)
- `lseek()` (in `gcc/lseek.c`)

These files are included for completeness and because they are referenced by the C library.

Cortex A9 gcc File Support Function Descriptions

```
int read(int fd, char *buf, int nbytes)
```

The read() function in gcc/read.c reads nbytes bytes from the standard input by calling inbyte(). It blocks until all characters are available, or the end of line character is read. The read() function returns the number of characters read. The fd parameter is ignored.

```
int write(int fd, char *buf, int nbytes)
```

Writes nbytes bytes to the standard output by calling outbyte(). It blocks until all characters have been written. The write() function returns the number of characters written. The fd parameter is ignored.

```
int isatty(int fd)
```

Reports if a file is connected to a tty. This function always returns 1, because only the stdin and stdout streams are supported.

```
int fcntl (int fd, int cmd, long arg)
```

A dummy implementation of fcntl, which always returns 0. fcntl is intended to manipulate file descriptors according to the command specified by cmd. Because Standalone does not provide a file system, this function is not used.

Cortex A9 gcc Errno Function

```
int errno( )
```

Returns the global value of errno as set by the last C library call.

Cortex A9 gcc Memory Management

```
char *sbrk(int nbytes)
```

Allocates nbytes of heap and returns a pointer to that piece of memory. This function is called from the memory allocation functions of the C library.

Cortex A9 gcc Process Functions

The functions getpid() in getpid.c and kill() in kill.c are included for completeness and because they are referenced by the C library.

Cortex A9 Processor-Specific Include Files

The xreg_cortexa9.h include file contains the register numbers and the register bits for the ARM Cortex-A9 processor.

The xpseudo_asm.h include file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

Cortex A9 Time Functions

The `xtime_l.c` file and corresponding `xtime_l.h` include file provide access to the 64-bit Global Counter in the PMU. This counter increases by one at every 2 processor cycles. The `sleep.c` file and corresponding `sleep.h` include file implement sleep functions. Sleep functions are implemented as busy loops.

Cortex A9 Time Function Summary

The time functions are summarized below. Click on the function name to go to the description.

```
typedef unsigned long long XTime
void XTime_SetTime(XTime xtime)
void XTime_GetTime(XTime *xtime)
unsigned int usleep(unsigned int useconds)
unsigned int sleep(unsigned int _seconds)
```

Cortex A9 Time Function Descriptions

```
typedef unsigned long long XTime
```

The `XTime` type in `xtime_l.h` is a 64-bit value, which represents the Global Counter.

```
void XTime_SetTime(XTime xtime)
```

Sets the global timer to the value in `xtime`.

```
void XTime_GetTime(XTime *xtime)
```

Writes the current value of the Global Timer to variable `xtime`.

```
unsigned int usleep(unsigned int useconds)
```

Delays the execution of a program by `useconds` microseconds. It returns zero if the delay can be achieved or -1 if the delay can't be achieved. This function requires that the processor frequency (in Hz) is defined in `xparameters.h`.

```
unsigned int sleep(unsigned int _seconds)
```

Delays the execution of a program by what is specified in seconds. It always returns zero. This function requires that the processor frequency (in Hz) is defined in `xparameters.h`.

Cortex A9 Event Counters

`xpm_counter.c` and `xpm_counter.h` provide APIs for configuring and controlling the Cortex-A9

Performance Monitor Events. Cortex-A9 Performance Monitor has 6 event counters which can be used to count a variety of events described in Cortex-A9 TRM.

`xpm_counter.h` defines configurations (XPM_CNTRCFGx) which specifies the event counters to count a set of events.

Cortex A9 Event Counters Function Summary

The Event Counters functions are summarized below. Click on the function name to go to the description.

`void Xpm_SetEvents(int PmcrCfg)`

`void Xpm_GetEventCounters(u32 *PmCtrValue)`

Cortex A9 Event Counters Function Description

`void Xpm_SetEvents(int PmcrCfg)`

This function configures the Cortex A9 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

PmcrCfg is configuration value based on which the event counters are configured.

Use XPM_CNTRCFG* values defined in `xpm_counter.h` to define a configuration which specify the event counters to count a set of events.

`void Xpm_GetEventCounters(u32 *PmCtrValue)`

This function disables the event counters and returns the counter values.

PmCtrValue returns the counter values.

Cortex R5 Processor API

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compiler. The following lists the Cortex R5 Processor API sections. You can click on a link to go directly to the function section.

- [Cortex R5 Processor Boot Code](#)
- [Cortex R5 Processor Cache Functions](#)
- [Cortex R5 Processor MPU Handling](#)
- [Cortex R5 Processor Exception Handling](#)
- [Cortex R5 gcc File Support](#)
- [Cortex R5 gcc Errno Functions](#)
- [Cortex R5 gcc Memory Management](#)
- [Cortex R5 gcc Process Functions](#)
- [Cortex R5 Processor-Specific Include Files](#)
- [Cortex R5 Time Functions](#)

The following subsections describe the functions by type.

Cortex R5 Processor Boot Code

The `boot.S` file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. It performs the following tasks.

- Disable branch prediction, MPU, instruction and data caches,
- Initialize stack pointer for IRQ, FIQ, supervisor, abort, undefined and system mode
- Invalidate entire instruction and data caches
- Configure memory attributes for various region using MPU
- Enable branch prediction, data cache, instruction cache and MPU

Cortex R5 Processor Cache Functions

The `xil_cache.c` file and the corresponding `xil_cache.h` header file provide access to the following cache and cache-related operations.

Cache Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

- [void Xil_DCacheEnable\(void\)](#)
- [void Xil_DCacheDisable\(void\)](#)
- [void Xil_DCacheInvalidate\(void\)](#)
- [void Xil_DCacheInvalidateLine\(INTPTR adr\)](#)
- [void Xil_DCacheInvalidateRange\(INTPTR adr, u32 len\)](#)
- [void Xil_DCacheFlush\(void\)](#)
- [void Xil_DCacheFlushLine\(INTPTR adr\)](#)
- [void Xil_DCacheFlushRange\(INTPTR adr, u32 len\)](#)
- [void Xil_DCacheStoreLine\(INTPTR adr\)](#)
- [void Xil_ICacheEnable\(void\)](#)
- [void Xil_ICacheDisable\(void\)](#)
- [void Xil_ICacheInvalidate\(void\)](#)
- [void Xil_ICacheInvalidateLine\(INTPTR adr\)](#)
- [void Xil_ICacheInvalidateRange\(INTPTR adr, u32 len\)](#)

Cache Function Descriptions

```
void Xil_DCacheEnable(void)
```

Enable the data caches.

```
void Xil_DCacheDisable(void)
```

Disable the data caches.

```
void Xil_DCacheInvalidate(void)
```

Invalidate the entire data cache.

```
void Xil_DCacheInvalidateLine(INTPTR adr)
```

Invalidate a data cache line. If the byte specified by `adr` is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

```
void Xil_DCacheInvalidateRange(INTPTR adr, u32 len)
```

Invalidates the data cache lines that are described by the address range starting from `adr` and `len` bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

```
void Xil_DCacheFlush(void)
```

Flush the entire Data cache.

```
void Xil_DCacheFlushLine(INTPTR adr)
```

Flush a Data cache line. If the byte specified by the address (`adr`) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

```
void Xil_DCacheFlushRange(INTPTR adr, u32 len)
```

Flush the data cache lines that are described by the address range starting from `adr` and `len` bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

```
void Xil_DCacheStoreLine(INTPTR adr)
```

Store a Data cache line. If the byte specified by the `adr` is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

```
void Xil_ICacheEnable(void)
```

Enable the instruction caches.

```
void Xil_ICacheDisable(void)
```

Disable the instruction caches.

```
void Xil_ICacheInvalidate(void)
```

Invalidate the entire instruction cache.

```
void Xil_ICacheInvalidateLine(INTPTR adr)
```

Invalidate an instruction cache line. If the instruction specified by the parameter `adr` is cached by the instruction cache, the cacheline containing that instruction is invalidated.

```
void Xil_ICacheInvalidateRange(INTPTR adr, u32 len)
```

Invalidate the instruction cache for the given address range. If the bytes specified by the `adr` are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

Cortex R5 Processor MPU Handling

The standalone BSP MPU handling API is implemented in file `xil_mpu.c` and the corresponding header file `xil_mpu.h`.

MMU Handling Function Summary

The following functions describe the available MMU handling API.

- `void Xil_SetMPURegion(INTPTR addr, u64 size, u32 attrib)`
- `void Xil_SetTlbAttributes(INTPTR addr, u32 attrib)`
- `void Xil_EnableMPU(void)`
- `void Xil_DisableMPU(void)`

MMU Handling Function Descriptions

```
void Xil_SetMPURegion(INTPTR addr, u64 size, u32 attrib)
```

This function changes the memory attributes for a section of memory with starting address given by variable `addr` of the region size provided by variable `size` and having attributes specified by variable `attrib`.

This API can be used to change attributes such as cache-ability and share-ability of a specified memory region, access to a particular region etc.

```
void Xil_SetTlbAttributes(INTPTR addr, u32 attrib)
```

It sets the memory attributes for a section of memory with starting address specified by variable `addr` of the region size 1MB with attributes given by variable `attrib`. This API is provided for the usage of similar type of API across other platforms/processors.

```
void Xil_EnableMPU(void)
```

Enable the MPU

```
void Xil_DisableMPU(void)
```

Disable the MPU

Cortex R5 Processor Exception Handling

The Standalone BSP provides an exception handling API. For details about the exceptions and interrupts on ARM Cortex-R5 processor, refer to "Exceptions" under the chapter "The System Level Programmers' Model" in the ARM Architecture Reference Manual ARMv7-A and ARMv7R edition.

The exception handling API is implemented in a set of the files - `asm_vectors.S`, `vectors.c`, `xil_exception.c`, and the corresponding header files `vectors.h` and `xil_exception.h`.

Exception Handling Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

- [void Xil_ExceptionInit\(void\)](#)
- [void Xil_ExceptionRegisterHandler \(u32 ExceptionId, Xil_ExceptionHandler Handler, void *DataPtr\)](#)
- [void Xil_ExceptionRemoveHandler \(u32 ExceptionId\)](#)
- [void Xil_ExceptionEnableMask\(Mask\)](#)
- [void Xil_ExceptionEnable\(void\)](#)
- [void Xil_ExceptionDisableMask\(Mask\)](#)
- [void Xil_ExceptionDisable\(void\)](#)

Exception Handling Function Descriptions

```
void Xil_ExceptionInit(void)
```

Sets up the interrupt vector table and registers a "do nothing" function for each exception. This function has no parameters and does not return a value. This function must be called before registering any exception handlers or enabling any interrupts.

```
void Xil_ExceptionRegisterHandler (u32 ExceptionId,  
    Xil_ExceptionHandler Handler, void *DataPtr)
```

Registers an exception handler for a specific exception; does not return a value. Refer to Table 5 for a list of exception types and their values.

The parameters are:

- **ExceptionId** is of parameter type `u8`, and is the exception to which this handler should be registered. The type and the values are defined in the `xil_exception.h` header file. Refer [Table 5](#) for more details.
- **Handler** is an `Xil_ExceptionHandler` parameter that is the pointer to the exception handling function. The function provided as the `Handler` parameter must have the following function prototype:

```
typedef void (*Xil_ExceptionHandler)(void * DataPtr);
```

This prototype is declared in the `xil_exception.h` header file.

- **DataPtr** is of parameter type `void *` and is the user value to be passed when the `Handler` is called. When this `Handler` function is called, the parameter `DataPtr` contains the same value provided, when the `Handler` was registered.

Table 5: Registered Exception Types and Values

Exception Type	Value
XIL_EXCEPTION_ID_RESET	0
XIL_EXCEPTION_ID_UNDEFINED_INT	1
XIL_EXCEPTION_ID_SWI_INT	2
XIL_EXCEPTION_ID_PREFETCH_ABORT_INT	3
XIL_EXCEPTION_ID_DATA_ABORT_INT	4
XIL_EXCEPTION_ID_IRQ_INT	5
XIL_EXCEPTION_ID_FIQ_INT	6

```
void Xil_ExceptionRemoveHandler (u32 ExceptionId)
```

De-register a handler function for a given exception. For possible values of parameter `ExceptionId`, refer above the table

```
void Xil_ExceptionEnableMask(Mask)
```

Enable exceptions specified by `Mask`. The parameter `Mask` is a bitmask for exceptions to be enabled. The `Mask` parameter can have the values `XIL_EXCEPTION_IRQ`, `XIL_EXCEPTION_FIQ`, or `XIL_EXCEPTION_ALL`.

```
void Xil_ExceptionEnable(void)
```

Enable the IRQ exception.

These macros must be called after initializing the vector table with function `Xil_exceptionInit` and registering exception handlers with function `Xil_ExceptionRegisterHandler`

```
void Xil_ExceptionDisableMask(Mask)
```

Disable exceptions specified by `Mask`. The parameter `Mask` is a bitmask for exceptions to be disabled. The `Mask` parameter can have the values `XIL_EXCEPTION_IRQ`, `XIL_EXCEPTION_FIQ`, or `XIL_EXCEPTION_ALL`.

```
void Xil_ExceptionDisable(void)
```

Disable the IRQ exception.

Cortex R5 gcc File Support

The following links take you directly to the `gcc` file support function.

- [int read\(int fd, char *buf, int nbytes\)](#)
- [int write\(int fd, char *buf, int nbytes\)](#)
- [int isatty\(int fd\)](#)
- [int fcntl \(int fd, int cmd, long arg\)](#)

File support is limited to the `stdin` and `stdout` streams. Consequently, the following functions are *not* necessary:

gcc

- `open()` (in `gcc/open.c`)
- `close()` (in `gcc/close.c`)
- `fstat()` (in `gcc/fstat.c`)
- `unlink()` (in `gcc/unlink.c`)
- `lseek()` (in `gcc/lseek.c`)

These files are included for completeness and because they are referenced by the C library.

Cortex R5 gcc File Support Function Descriptions

```
int read(int fd, char *buf, int nbytes)
```

The `read()` function in `gcc/read.c` reads `nbytes` bytes from the standard input by calling `inbyte()`. It blocks until all characters are available, or the end of line character is read. The `read()` function returns the number of characters read. The `fd` parameter is ignored.

```
int write(int fd, char *buf, int nbytes)
```

Writes `nbytes` bytes to the standard output by calling `outbyte()`. It blocks until all characters have been written. The `write()` function returns the number of characters written. The `fd` parameter is ignored.

```
int isatty(int fd)
```

Reports if a file is connected to a tty. This function always returns 1, because only the `stdin` and `stdout` streams are supported.

```
int fcntl (int fd, int cmd, long arg)
```

A dummy implementation of `fcntl`, which always returns 0. `fcntl` is intended to manipulate file descriptors according to the command specified by `cmd`. Because Standalone does not provide a file system, this function is not used.

Cortex R5 gcc Errno Functions

```
int errno( )
```

Returns the global value of `errno` as set by the last C library call.

Cortex R5 gcc Memory Management

```
char *sbrk(int nbytes)
```

Allocates `nbytes` of heap and returns a pointer to that piece of memory. This function is called from the memory allocation functions of the C library.

Cortex R5 gcc Process Functions

The functions `getpid()` in `getpid.c` and `kill()` in `kill.c` are included for completeness and because they are referenced by the C library.

Cortex R5 Processor-Specific Include Files

The `xreg_cortexr5.h` include file contains the register numbers and the register bits for the ARM Cortex-R5 processor.

The `xpseudo_asm.h` include file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

Cortex R5 Time Functions

The `xtime_l.c` file and corresponding `xtime_l.h` include file provide access to the 32-bit counter in TTC. The `sleep.c` & `usleep.c` file and corresponding `sleep.h` include file implement sleep functions. Sleep functions are implemented as busy loops.

Cortex R5 Time Function Summary

The time functions are summarized below. Click on the function name to go to the description.

- [Typedef u32 XTime](#)
- [void XTime_StartTimer\(void\)](#)
- [void XTime_SetTime\(XTime xtime\)](#)
- [void XTime_GetTime\(XTime *xtime\)](#)
- [unsigned int usleep\(unsigned int useconds\)](#)
- [unsigned int sleep\(unsigned int _seconds\)](#)

Cortex R5 Time Function Descriptions

`Typedef u32 XTime`

The `XTime` type in `xtime_l.h` is a 32-bit value, which represents the TTC counter value.

`void XTime_StartTimer(void)`

Starts the TTC timer 3 counter 0 if present and if it is not already running with desired parameters for sleep functionalities.

`void XTime_SetTime(XTime xtime)`

The function does not contain anything, as the TTC counter value can not be set. This function is retained to maintain uniformity across platform.

`void XTime_GetTime(XTime *xtime)`

Writes the current value of the TTC counter to variable `xtime`.

`unsigned int usleep(unsigned int useconds)`

Delays the execution of a program by `useconds` microseconds. The counts per microseconds are defined in the `xtime_l.h` file.

The `usleep` API is implemented using TTC3 counter 0 if present. When TTC3 is absent, `usleep` is implemented using set of assembly instructions which is tested with instruction and data caches enabled and is known to provide proper delay. It may give more delay than

expected when caches are disabled. If interrupt comes when `usleep` using assembly instruction is being executed, the delay may be greater than what is expected since once the interrupt is served count resumes from where it was interrupted.

```
unsigned int sleep(unsigned int _seconds)
```

Delays the execution of a program by what is specified in seconds. The counts per seconds are defined in the `xtime_1.h` file.

The `sleep` API is implemented using TTC3 counter 0 if present. When TTC3 is absent, `sleep` is implemented using set of assembly instructions which is tested with instruction and data caches enabled and is known to provide proper delay. It may give more delay than expected when caches are disabled. If interrupt comes when sleep using assembly instruction is being executed, the delay may be greater than what is expected since once the interrupt is served count resumes from where it was interrupted.

Cortex A53 Processor API

Cortex-A53 standalone BSP contains two separate BSPs for 32bit mode and 64bit mode. The 32bit mode of cortex-A53 is compatible with ARMv7-A architecture whereas 64bit mode of cortex-A53 contains ARMv8-A architecture.

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compiler. The following Cortex A53 Processor API subsections describe the functions by type.

- [Cortex A53 Processor Boot Code](#)
- [Cortex A53 Processor Cache Functions](#)
- [Cortex A53 Processor MMU Handling](#)
- [Cortex A53 Processor Exception Handling](#)
- [Cortex A53 gcc File Support](#)
- [Cortex A53 gcc Errno Function](#)
- [Cortex A53 gcc Memory Management](#)
- [Cortex A53 gcc Process Functions](#)
- [Cortex A53 Processor-Specific Include Files](#)
- [Cortex A53 Time Functions](#)

Cortex A53 Processor Boot Code

The `boot.S` file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. It performs the following tasks.

- Disable branch prediction, MMU, instruction and data caches
- Initialize stack pointer (for current exception level for 64bit mode and for IRQ, FIQ, supervisor, abort, undefined and system mode for 32bit mode)
- Invalidate TLBs, entire instruction and data caches
- Program MMU
- Enable branch prediction, data cache, instruction cache and MPU

Cortex A53 Processor Cache Functions

The `xil_cache.c` file and the corresponding `xil_cache.h` header file provide access to the following cache and cache-related operations.

Cache Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

- [void Xil_DCacheEnable\(void\)](#)
- [void Xil_ DCacheDisable\(void\)](#)
- [void Xil_DCacheInvalidate\(void\)](#)
- [void Xil_DCacheInvalidateLine\(INTPTR adr\)](#)
- [void Xil_DCacheInvalidateRange\(INTPTR adr, INTPTR len\)](#)
- [void Xil_DCacheFlush\(void\)](#)
- [void Xil_DCacheFlushLine\(INTPTR adr\)](#)
- [void Xil_DCacheFlushRange\(INTPTR adr, INTPTR len\)](#)
- [void Xil_ICacheEnable\(void\)](#)
- [void Xil_ICacheDisable\(void\)](#)
- [void Xil_ICacheInvalidate\(void\)](#)
- [void Xil_ICacheInvalidateLine\(INTPTR adr\)](#)
- [void Xil_ICacheInvalidateRange\(INTPTR adr, INTPTR len\)](#)

Cache Function Descriptions

```
void Xil_DCacheEnable(void)
```

Enable the data caches.

```
void Xil_ DCacheDisable(void)
```

Disable the data caches.

```
void Xil_DCacheInvalidate(void)
```

Clean and invalidate the entire data cache. ARMv8 architectures do not support simply invalidating the cachelines which are present in caches. In case of an environment which supports visualization like Cortex-A53, if simple invalidation functionalities are present, it may lead to loss of essential data in some scenarios. For example, If one OS invalidates a line belonging to another OS, it may crash the other OS due to the loss of essential data. Hence, such operations are prompted to clean and invalidate which avoids data corruption.

```
void Xil_DCacheInvalidateLine(INTPTR adr)
```

Clean and invalidate a data cache line. ARMv8 architectures does not support simply invalidating the cachelines which are present in caches. In case of an environment which supports visualization like Cortex-A53, if simple invalidation functionalities are present, it may lead to loss of essential data in some scenarios. For example, If one OS invalidates a line belonging to another OS, it may crash the other OS due to the loss of essential data. Hence, such operations are prompted to clean and invalidate which avoids such corruption.

```
void Xil_DCacheInvalidateRange(INTPTR adr, INTPTR len)
```

Clean and invalidate the data cache lines that are described by the address range starting from adr and len bytes long. ARMv8 architectures does not support simply invalidating the cachelines which are present in caches. In case of an environment which supports visualization

like Cortex-A53, if simple invalidation functionalities are present, it may lead to loss of essential data in some scenarios. For example, If one OS invalidates a line belonging to another OS, it may crash the other OS due to the loss of essential data. Hence, such operations are prompted to clean and invalidate which avoids such corruption.

```
void Xil_DCacheFlush(void)
```

Flush the entire Data cache.

```
void Xil_DCacheFlushLine(INTPTR adr)
```

Flush a Data cache line. If the byte specified by the address (adr) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

```
void Xil_DCacheFlushRange(INTPTR adr, INTPTR len)
```

Flush the data cache lines that are described by the address range starting from adr and len bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

```
void Xil_ICacheEnable(void)
```

Enable the instruction caches.

```
void Xil_ICacheDisable(void)
```

Disable the instruction caches.

```
void Xil_ICacheInvalidate(void)
```

Invalidate the entire instruction cache.

```
void Xil_ICacheInvalidateLine(INTPTR adr)
```

Invalidate an instruction cache line. If the instruction specified by the parameter adr is cached by the instruction cache, the cacheline containing that instruction is invalidated.

```
void Xil_ICacheInvalidateRange(INTPTR adr, INTPTR len)
```

Invalidate the instruction cache for the given address range. If the bytes specified by the adr are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

Cortex A53 Processor MMU Handling

The standalone BSP MMU handling API is implemented in file `xil_mmu.c` and the corresponding header file `xil_mmu.h`.

MMU Handling Function Summary

The following functions describe the available MMU handling API.

```
void Xil_SetTlbAttributes(INTPTR addr, INTPTR attrib)
```

For 64 bit mode it sets the memory attributes for a section of memory with starting address specified by variable `addr` of the region size 2MB (if the address is less than 4GB) or 1 GB (if the address is beyond 4GB) with attributes given by variable `attrib` whereas for 32bit mode it sets the memory attributes for a section of memory with starting address specified by variable `addr` of the region size 1MB with attributes given by variable `attrib`. This API can be used to change attributes such as cache-ability and share-ability of a specified memory region, access to a particular region.

Cortex A53 Processor Exception Handling

The Standalone BSP provides an exception handling API. The exception handling API is implemented in a set of the files - `asm_vectors.S`, `vectors.c`, `xil_exception.c`, and the corresponding header files `vectors.h` and `xil_exception.h`.

Exception Handling Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

- [void Xil_ExceptionInit\(void\)](#)
- [void Xil_ExceptionRegisterHandler \(u32 ExceptionId, Xil_ExceptionHandler Handler, void *DataPtr\)](#)
- [void Xil_ExceptionRemoveHandler \(u32 ExceptionId\)](#)
- [void Xil_ExceptionEnableMask\(Mask\)](#)
- [void Xil_ExceptionEnable\(void\)](#)
- [void Xil_ExceptionDisableMask\(Mask\)](#)
- [void Xil_ExceptionDisable\(void\)](#)

Exception Handling Function Descriptions

```
void Xil_ExceptionInit(void)
```

Sets up the interrupt vector table and registers a "do nothing" function for each exception. This function has no parameters and does not return a value. This function must be called before registering any exception handlers or enabling any interrupts.

```
void Xil_ExceptionRegisterHandler (u32 ExceptionId,  
    Xil_ExceptionHandler Handler, void *DataPtr)
```

Registers an exception handler for a specific exception; does not return a value. Refer to Table for a list of exception types and their values (for 64bit and 32bit mode).

The parameters are:

- **ExceptionId** is of parameter type `u8`, and is the exception to which this handler should be registered. The type and the values are defined in the `xil_exception.h` header file. Refer [Table 6](#) and [Table 7](#) for more details.
- **Handler** is an `Xil_ExceptionHandler` parameter that is the pointer to the exception handling function. The function provided as the Handler parameter must have the following function prototype:

```
typedef void (*Xil_ExceptionHandler)(void * DataPtr);
```

This prototype is declared in the `xil_exception.h` header file.

- **DataPtr** is of parameter type `void *` and is the user value to be passed when the Handler is called. When this Handler function is called, the parameter **DataPtr** contains the same value provided, when the Handler was registered.

Table 6: Registered Exception Types and Values for 64bit Mode

Exception Type	Value
<code>#define XIL_EXCEPTION_ID_SYNC_INT</code>	1
<code>#define XIL_EXCEPTION_ID_IRQ_INT</code>	2
<code>#define XIL_EXCEPTION_ID_FIQ_INT</code>	3
<code>#define XIL_EXCEPTION_ID_ERROR_ABORT_INT</code>	4

Table 7: Registered Exception Types and Values for 32bit Mode

Exception Type	Value
<code>XIL_EXCEPTION_ID_RESET</code>	0
<code>XIL_EXCEPTION_ID_UNDEFINED_INT</code>	1
<code>XIL_EXCEPTION_ID_SWI_INT</code>	2
<code>XIL_EXCEPTION_ID_PREFETCH_ABORT_INT</code>	3
<code>XIL_EXCEPTION_ID_DATA_ABORT_INT</code>	4
<code>XIL_EXCEPTION_ID_IRQ_INT</code>	5
<code>XIL_EXCEPTION_ID_FIQ_INT</code>	6

```
void Xil_ExceptionRemoveHandler (u32 ExceptionId)
```

De-register a handler function for a given exception. For possible values of parameter `ExceptionId`, refer above the table

```
void Xil_ExceptionEnableMask(Mask)
```

Enable exceptions specified by `Mask`. The parameter `Mask` is a bitmask for exceptions to be enabled. The `Mask` parameter can have the values `XIL_EXCEPTION_IRQ`, `XIL_EXCEPTION_FIQ`, or `XIL_EXCEPTION_ALL`.

```
void Xil_ExceptionEnable(void)
```

Enable the IRQ exception.

These macros must be called after initializing the vector table with function `Xil_exceptionInit` and registering exception handlers with function `Xil_ExceptionRegisterHandler`

```
void Xil_ExceptionDisableMask(Mask)
```

Disable exceptions specified by `Mask`. The parameter `Mask` is a bitmask for exceptions to be disabled. The `Mask` parameter can have the values `XIL_EXCEPTION_IRQ`, `XIL_EXCEPTION_FIQ`, or `XIL_EXCEPTION_ALL`.

```
void Xil_ExceptionDisable(void)
```

Disable the IRQ exception.

Cortex A53 gcc File Support

The following links take you directly to the `gcc` file support function.

- [int read\(int fd, char *buf, int nbytes\)](#)
- [int write\(int fd, char *buf, int nbytes\)](#)
- [int isatty\(int fd\)](#)
- [int fcntl \(int fd, int cmd, long arg\)](#)

File support is limited to the `stdin` and `stdout` streams. Consequently, the following functions are *not* necessary:

gcc

- `open()` (in `gcc/open.c`)
- `close()` (in `gcc/close.c`)
- `fstat()` (in `gcc/fstat.c`)
- `unlink()` (in `gcc/unlink.c`)
- `lseek()` (in `gcc/lseek.c`)

These files are included for completeness and because they are referenced by the C library.

Cortex A53 gcc File Support Function Descriptions

```
int read(int fd, char *buf, int nbytes)
```

The `read()` function in `gcc/read.c` reads `nbytes` bytes from the standard input by calling `inbyte()`. It blocks until all characters are available, or the end of line character is read. The `read()` function returns the number of characters read. The `fd` parameter is ignored.

```
int write(int fd, char *buf, int nbytes)
```

Writes `nbytes` bytes to the standard output by calling `outbyte()`. It blocks until all characters have been written. The `write()` function returns the number of characters written. The `fd` parameter is ignored.

```
int isatty(int fd)
```

Reports if a file is connected to a tty. This function always returns 1, because only the `stdin` and `stdout` streams are supported.

```
int fcntl (int fd, int cmd, long arg)
```

A dummy implementation of `fcntl`, which always returns 0. `fcntl` is intended to manipulate file descriptors according to the command specified by `cmd`. Because Standalone does not provide a file system, this function is not used.

Cortex A53 gcc Errno Function

```
int errno( )
```

Returns the global value of errno as set by the last C library call.

Cortex A53 gcc Memory Management

```
char *sbrk(int nbytes)
```

Allocates nbytes of heap and returns a pointer to that piece of memory. This function is called from the memory allocation functions of the C library.

Cortex A53 gcc Process Functions

The functions `getpid()` in `getpid.c` and `kill()` in `kill.c` are included for completeness and because they are referenced by the C library. The function `initialise_monitor_handles()` in `initialise_monitor_handles.c` is included for completeness and because they are referenced by the C library for 64bit mode.

Cortex A53 Processor-Specific Include Files

The `xreg_cortexa53.h` include file contains the register numbers and the register bits for the ARM Cortex-A53 processor.

The `xpseudo_asm.h` include file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

Cortex A53 Time Functions

The `xtime_1.c` file and corresponding `xtime_1.h` include file provide access to the 64-bit generic counter in Cortex-A53. The `sleep.c` & `usleep.c` file and corresponding `sleep.h` include file implement sleep functions. Sleep functions are implemented as busy loops.

Cortex A53 Time Function Summary

The time functions are summarized below.

- `typedef u64 XTime`
- `void XTime_StartTimer(void)`
- `void XTime_SetTime(XTime xtime)`
- `void XTime_GetTime(XTime *xtime)`
- `unsigned int usleep(unsigned int useconds)`
- `unsigned int sleep(unsigned int _seconds)`

Cortex A53 Time Function Descriptions

```
typedef u64 XTime
```

The XTime type in `xtime_1.h` is a 64-bit value, which represents the Generic counter value.

```
void XTime_StartTimer(void)
```

Starts the global timer counter.

```
void XTime_SetTime(XTime xtime)
```

The function does not contain anything, as the generic counter in A53 runs constantly and it does not display actual time. This function is kept for the uniformity across platform.

```
void XTime_GetTime(XTime *xtime)
```

Writes the current value of the generic counter to variable xtime.

```
unsigned int usleep(unsigned int useconds)
```

Delays the execution of a program by useconds microseconds. The counts per microseconds are defined in the usleep.c file.

```
unsigned int sleep(unsigned int _seconds)
```

Delays the execution of a program by what is specified in seconds. The counts per seconds are defined in the xtime_l.h file.

Xilinx Hardware Abstraction Layer

The following sections describe the Xilinx® Hardware Abstraction Layer API. It contains the following sections:

- [Types \(xil_types\)](#)
- [Register IO \(xil_io\)](#)
- [Exception \(xil_exception\)](#)
- [Cache \(xil_cache\)](#)
- [Assert \(xil_assert\)](#)
- [Extra Header File](#)
- [Test Memory \(xil_testmem\)](#)
- [Test Register IO \(xil_testio\)](#)
- [Test Cache \(xil_testcache\)](#)
- [Hardware Abstraction Layer Migration Tips](#)

Types (xil_types)

Header File

```
#include "xil_types.h"
```

Typedef

```
typedef unsigned char u8
typedef unsigned short u16
typedef unsigned long u32
typedef unsigned long long u64
typedef char s8
typedef short s16
typedef long s32
```

```
typedef long long s64
```

Macros

Macro	Value
#define TRUE	1
#define FALSE	0
#define NULL	0
#define XIL_COMPONENT_IS_READY	0x11111111
#define XIL_COMPONENT_IS_STARTED	0x22222222

Register IO (xil_io)

Header File

```
#include "xil_io.h"
```

Common API

The following is a linked summary of register IO functions. They can run on MicroBlaze and Cortex A9 processors.

```
u8 Xil_In8(u32 Addr)
u16 Xil_EndianSwap16 (u16 Data)
u16 Xil_Htons(u16 Data)
u16 Xil_In16(u32 Addr)
u16 Xil_In16BE(u32 Addr)
u16 Xil_In16LE(u32 Addr)
u16 Xil_Ntohs(u16 Data)
u32 Xil_EndianSwap32 u32 Data)
u32 Xil_Htonl(u32 Data)
u32 Xil_In32(u32 Addr)
u32 Xil_In32BE(u32 Addr)
u32 Xil_In32LE(u32 Addr)
u32 Xil_Ntohs(u32 Data)
void Xil_Out8(u32 Addr, u8 Value)
void Xil_Out16(u32 Addr, u16 Value)
void Xil_Out16BE(u32 Addr, u16 Value)
void Xil_Out16LE(u32 Addr, u16 Value)
void Xil_Out32(u32 Addr, u32 Value)
void Xil_Out32BE(u32 Addr, u32 Value)
void Xil_Out32LE(u32 Addr, u32 Value)
```

```
u8 Xil_In8(u32 Addr)
```

Perform an input operation for an 8-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

Addr contains the address at which to perform the input operation.

Returns:

The value read from the specified input address.

```
u16 Xil_EndianSwap16 (u16 Data)
```

Perform a 16-bit endian swapping.

Parameters:

Data contains the value to be swapped.

Returns:

Endian swapped value.

`u16 Xil_Htons(u16 Data)`

Convert a 16-bit number from host byte order to network byte order.

Parameters:

Data the 16-bit number to be converted.

Returns:

The converted 16-bit number in network byte order.

`u16 Xil_In16(u32 Addr)`

Perform an input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

Addr contains the address at which to perform the input operation.

Returns:

The value read from the specified input address.

`u16 Xil_In16BE(u32 Addr)`

Perform an big-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

Addr contains the address at which to perform the input operation.

Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

`u16 Xil_In16LE(u32 Addr)`

Perform a little-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

Addr contains the address at which to perform the input operation.

Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

u16 Xil_Ntohs(u16 Data)

Convert a 16-bit number from network byte order to host byte order.

Parameters:

Data the 16-bit number to be converted.

Returns:

The converted 16-bit number in host byte order.

u32 Xil_EndianSwap32 (u32 Data)

Perform a 32-bit endian swapping.

Parameters:

Data contains the value to be swapped.

Returns:

Endian swapped value.

u32 Xil_Htonl(u32 Data)

Convert a 32-bit number from host byte order to network byte order.

Parameters:

Data the 32-bit number to be converted.

Returns:

The converted 32-bit number in network byte order.

u32 Xil_In32(u32 Addr)

Perform an input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

Addr contains the address at which to perform the input operation.

Returns:

The value read from the specified input address.

u32 Xil_In32BE(u32 Addr)

Perform a big-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

Addr contains the address at which to perform the input operation.

Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

```
u32 Xil_In32LE(u32 Addr)
```

Perform a little-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

Parameters:

`Addr` contains the address at which to perform the input operation.

Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

```
u32 Xil_Ntohs(u32 Data)
```

Convert a 32-bit number from network byte order to host byte order.

Parameters:

`Data` the 32-bit number to be converted.

Returns:

The converted 32-bit number in host byte order.

```
void Xil_Out8(u32 Addr, u8 Value)
```

Perform an output operation for an 8-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address.

```
void Xil_Out16(u32 Addr, u16 Value)
```

Perform an output operation for a 16-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address.

```
void Xil_Out16BE(u32 Addr, u16 Value)
```

Perform a big-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byte-swapped value is written to the address.


```
void Xil_Out16LE(u32 Addr, u16 Value)
```

Perform a little-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byte-swapped value is written to the address.

```
void Xil_Out32(u32 Addr, u32 Value)
```

Perform an output operation for a 32-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address.

```
void Xil_Out32BE(u32 Addr, u32 Value)
```

Perform a big-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byte-swapped value is written to the address.

```
void Xil_Out32LE(u32 Addr, u32 Value)
```

Perform a little-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

Parameters:

`Addr` contains the address at which to perform the output operation.

`Value` contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byte-swapped value is written to the address.

Exception (xil_exception)

Header File

```
#include "xil_exception.h"
```

Typedef

```
typedef void(* Xil_ExceptionHandler)(void *Data)
```

This typedef is the exception handler function pointer.

Common API

The following are exception functions. They can run on MicroBlaze and Cortex A9 processors.

```
void Xil_ExceptionDisable()
```

Disable Exceptions.

```
void Xil_ExceptionEnable()
```

Enable Exceptions.

```
void Xil_ExceptionInit()
```

Initialize exception handling for the processor. The exception vector table is set up with the stub handler for all exceptions.

```
void Xil_ExceptionRegisterHandler(u32 Id,  
    Xil_ExceptionHandler Handler, void *Data)
```

Make the connection between the ID of the exception source and the associated handler that runs when the exception is recognized. Data is used as the argument when the handler is called.

Parameters:

Id contains the identifier (ID) of the exception source. This should be XIL_EXCEPTION_INT or be in the range of 0 to XIL_EXCEPTION_LAST. Refer to the xil_exception.h file for further information.

Handler is the handler for that exception.

Data is a reference to data that will be passed to the handler when it is called.

```
void Xil_ExceptionRemoveHandler(u32 Id)
```

Remove the handler for a specific exception ID. The stub handler is then registered for this exception ID.

Parameters:

Id contains the ID of the exception source. It should be XIL_EXCEPTION_INT or in the range of 0 to XIL_EXCEPTION_LAST. Refer to the xil_exception.h file for further information.

Common Macro

The common macro is:

```
#define XIL_EXCEPTION_ID_INT
```

This macro is defined for all processors and used to set the exception handler that corresponds to the interrupt controller handler. The value is processor-dependent. For example:

```
Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT,  
(XilExceptionHandler)IntcHandler, IntcData)
```

MicroBlaze Processor-Specific Macros

Macro	Value
#define XIL_EXCEPTION_ID_FIRST	0
#define XIL_EXCEPTION_ID_FSL	0
#define XIL_EXCEPTION_ID_UNALIGNED_ACCESS	1
#define XIL_EXCEPTION_ID_ILLEGAL_OPCODE	2
#define XIL_EXCEPTION_ID_IOPB_EXCEPTION	3
#define XIL_EXCEPTION_ID_IPLB_EXCEPTION	3
#define XIL_EXCEPTION_ID_DOPB_EXCEPTION	4
#define XIL_EXCEPTION_ID_DPLB_EXCEPTION	4
#define XIL_EXCEPTION_ID_DIV_BY_ZERO	5
#define XIL_EXCEPTION_ID_FPU	6
#define XIL_EXCEPTION_ID_MMU	7
#define XIL_EXCEPTION_ID_LAST	XIL_EXCEPTION_ID_MMU

Cache (xil_cache)

Header File

```
#include "xil_cache.h"
```

Common API

The functions listed in this sub-section can be executed on all processors.

```
void Xil_DCacheDisable( )
```

Disable the data cache.

```
void Xil_DCacheEnable( )
```

Enable the data cache.

```
void Xil_DCacheFlush( )
```

Flush the entire data cache. If any cacheline is dirty (has been modified), it is written to system memory. The entire data cache will be invalidated.

```
void Xil_DCacheFlushRange(u32 Addr, u32 Len)
```

Flush the data cache for the given address range. If any memory in the address range (identified as `Addr`) has been modified (and are dirty), the modified cache memory will be written back to system memory. The cacheline will also be invalidated.

Parameters:

`Addr` is the starting address of the range to be flushed.

`Len` is the length, in bytes, to be flushed.

```
void Xil_DCacheInvalidate( )
```

Invalidate the entire data cache. If any cacheline is dirty (has been modified), the modified contents are lost.

```
void Xil_DCacheInvalidateRange(u32 Addr, u32 Len)
```

Invalidate the data cache for the given address range. If the bytes specified by the address (`Addr`) are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

Parameters:

`Addr` is address of range to be invalidated.

`Len` is the length in bytes to be invalidated.

```
void Xil_ICacheDisable( )
```

Disable the instruction cache.

```
void Xil_ICacheEnable( )
```

On MicroBlaze processors, enable the instruction cache.

```
void Xil_ICacheInvalidate( )
```

Invalidate the entire instruction cache.

```
void Xil_ICacheInvalidateRange(u32 Addr, u32 Len)
```

Invalidate the instruction cache for the given address range.

Parameters:

`Addr` is address of range to be invalidated.

`Len` is the length in bytes to be invalidated.

Assert (xil_assert)

Header File

```
#include "xil_assert.h"
```

Typedef

```
typedef void(* Xil_AssertCallback)(char *Filename, int Line)
```

Common API

The functions listed in this sub-section can be executed on all processors.

```
void Xil_Assert(char *File, int Line)
```

Implement `assert`. Currently, it calls a user-defined callback function if one has been set. Then, potentially enters an infinite loop depending on the value of the `Xil_AssertWait` variable.

Parameters:

`File` is the name of the filename of the source.

`Line` is the line number within `File`.

```
void Xil_AssertSetCallback(xil_AssertCallback Routine)
```

Set up a callback function to be invoked when an assert occurs. If there was already a callback installed, then it is replaced.

Parameters:

`Routine` is the callback to be invoked when an assert is taken.

```
#define Xil_AssertVoid(Expression)
```

This assert macro is to be used for functions that do not return anything (void). This can be used in conjunction with the `Xil_AssertWait` boolean to accommodate tests so that asserts that fail still allow execution to continue.

Parameters:

`Expression` is the expression to evaluate. If it evaluates to false, the assert occurs.

```
#define Xil_AssertNonvoid(Expression)
```

This assert macro is to be used for functions that return a value. This can be used in conjunction with the `Xil_AssertWait` boolean to accommodate tests so that asserts that fail still allow execution to continue.

Parameters:

`Expression` is the expression to evaluate. If it evaluates to false, the assert occurs.

Returns:

Returns 0 unless the `Xil_AssertWait` variable is true, in which case no return is made and an infinite loop is entered.

```
#define xil_AssertVoidAlways( )
```

Always assert. This assert macro is to be used for functions that do not return anything (void). Use for instances where an assert should always occur.

Returns:

Returns void unless the `xil_AssertWait` variable is true, in which case no return is made and an infinite loop is entered.

```
#define xil_AssertNonvoidAlways( )
```

Always assert. This assert macro is to be used for functions that return a value. Use for instances where an assert should always occur.

Returns:

Returns void unless the `xil_AssertWait` variable is true, in which case no return is made and an infinite loop is entered.

Extra Header File

The `xil_hal.h` header file is provided as a convenience. It includes all the header files related to the Hardware Abstraction Layer. The contents of this header file are as follows:

```
#ifndef XIL_HAL_H
#define XIL_HAL_H

#include "xil_assert.h"
#include "xil_exception.h"
#include "xil_cache.h"
#include "xil_io.h"
#include "xil_types.h"

#endif
```

Test Memory (xil_testmem)

Description

A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected.

Subtest Descriptions

XIL_TESTMEM_ALLMEMTESTS

Runs all of the subtests.

XIL_TESTMEM_INCREMENT

Incrementing Value test.

This test starts at `XIL_TESTMEM_MEMTEST_INIT_VALUE` and uses the incrementing value as the test value for memory.

XIL_TESTMEM_WALKONES

Walking Ones test.

This test uses a walking "1" as the test value for memory.

```
location 1 = 0x00000001
location 2 = 0x00000002
...
```

XIL_TESTMEM_WALKZEROS

Walking Zeros test.

This test uses the inverse value of the walking ones test as the test value for memory.

```
location 1 = 0xFFFFFFFF
location 2 = 0xFFFFFFF
...
```

XIL_TESTMEM_INVERSEADDR

Inverse Address test.

This test uses the inverse of the address of the location under test as the test value for memory.

XIL_TESTMEM_FIXEDPATTERN

Fixed Pattern test.

This test uses the provided patterns as the test value for memory.

If zero is provided as the pattern, the test uses 0xDEADBEEF.

Caution! The tests are DESTRUCTIVE. Run them before any initialized memory spaces have been set up. The address provided to the memory tests is not checked for validity, except for the case where the value is NULL. It is possible to provide a code-space pointer for this test to start with and ultimately destroy executable code causing random failures.

Note: This test is used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in XIL_TESTMEM_WALKONES and XIL_TESTMEM_WALKZEROS will repeat on a boundary of a power of two, making it more difficult to detect addressing errors. The XIL_TESTMEM_INCREMENT and XIL_TESTMEM_INVERSEADDR tests suffer the same problem. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

Header File

```
#include "xil_testmem.h"
```

Common API

```
int Xil_Testmem8(u8 *Addr, u32 Words, u8 Pattern, u8
    Subtest)
```

Perform a destructive 8-bit wide memory test.

Parameters:

`Addr` is a pointer to the region of memory to be tested.

`Words` is the length of the block.

`Pattern` is the constant used for the constant pattern test, if 0, 0xDEADBEEF is used.

`Subtest` is the test selected. See `xil_testmem.h` for possible values.

Returns:

-1 is returned for a failure

0 is returned for a pass

Note: Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in `XIL_TESTMEM_WALKONES` and `XIL_TESTMEM_WALKZEROS` repeat on a boundary of a power of two, which makes detecting addressing errors more difficult. This is true of `XIL_TESTMEM_INCREMENT` and `XIL_TESTMEM_INVERSEADDR` tests also. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

```
int Xil_Testmem16(u16 *Addr, u32 Words, u16 Pattern, u8
    Subtest)
```

Perform a destructive 16-bit wide memory test.

Parameters:

`Addr` is a pointer to the region of memory to be tested.

`Words` is the length of the block.

`Pattern` is the constant used for the constant pattern test, if 0, 0xDEADBEEF is used.

`Subtest` is the test selected. See `xil_testmem.h` for possible values.

Returns:

-1 is returned for a failure.

0 is returned for a pass.

Note: Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in `XIL_TESTMEM_WALKONES` and `XIL_TESTMEM_WALKZEROS` repeat on a boundary of a power of two, making detecting addressing errors more difficult.

This is true of `XIL_TESTMEM_INCREMENT` and `XIL_TESTMEM_INVERSEADDR` tests also. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

```
int Xil_Testmem32 (u32 *Addr, u32 Words, u32 pattern, u8
    Subtest)
```

Perform a destructive 32-bit wide memory test.

Parameters:

`Addr` is a pointer to the region of memory to be tested.

`Words` is the length of the block.

`Pattern` is the constant used for the constant pattern test, if 0, 0xDEADBEEF is used.

`Subtest` is the test selected. See `xil_testmem.h` for possible values.

Returns:

0 is returned for a pass.

-1 is returned for a failure.

Note: This test is used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in `XIL_TESTMEM_WALKONES` and `XIL_TESTMEM_WALKZEROS` repeat on a boundary of a power of two, making detecting addressing errors more difficult. This is true of the `XIL_TESTMEM_INCREMENT` and `XIL_TESTMEM_INVERSEADDR` tests also. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

Test Register IO (`xil_testio`)

This file contains utility functions to teach endian-related memory I/O functions.

Header File

```
#include "xil_testio.h"
```

Common API

```
int Xil_TestIO8(u8 *Addr, int Len, u8 Value)
```

Perform a destructive 8-bit wide register IO test where the register is accessed using `Xil_Out8` and `Xil_In8`. the `Xil_TestIO8` function compares the read and write values.

Parameters:

`Addr` is a pointer to the region of memory to be tested.

`Len` is the length of the block.

`Value` is the constant used for writing the memory.

Returns:

0 is returned for a pass.

-1 is returned for a failure.

```
int Xil_TestIO16(u8 *Addr, int Len, u16 Value, int Kind,
                 int Swap)
```

Perform a destructive 16-bit wide register IO test. Each location is tested by sequentially writing a 16-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function performs the following sequence:

Xil_Out16LE/Xil_Out16BE, Xil_In16, Compare In-Out values, Xil_Out16, Xil_In16LE/Xil_In16BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

Parameters:

Addr is a pointer to the region of memory to be tested.

Len is the length of the block.

Value is the constant used for writing the memory.

Kind is the test kind. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.

Swap indicates whether to byte swap the read-in value.

Returns:

0 is returned for a pass.

-1 is returned for a failure.

```
int Xil_TestIO32(u8 *Addr, int Len, u32 Value, int Kind,
                 int Swap)
```

Perform a destructive 32-bit wide register IO test. Each location is tested by sequentially writing a 32-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function performs the following sequence:

Xil_Out32LE/Xil_Out32BE, Xil_In32, Compare In-Out values, Xil_Out32, Xil_In32LE/Xil_In32BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

Parameters:

Addr is a pointer to the region of memory to be tested.

Len is the length of the block.

Value is the constant used for writing the memory.

Kind is the test kind. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.

Swap indicates whether to byte swap the read-in value.

Returns:

0 is returned for a pass.

-1 is returned for a failure.

Test Cache (xil_testcache)

This file contains utility functions to test the cache.

Header File

```
#include "xil_testcache.h"
```

Common API

```
int Xil_TestDCacheAll( )
```

Tests the DCache related functions on all related API tests such as `Xil_DCacheFlush` and `Xil_DCacheInvalidate`. This test function writes a constant value to the data array, flushes the DCache, writes a new value, and then invalidates the DCache.

Returns:

- 0 is returned for a pass.
 - 1 is returned for a failure.
-

```
int Xil_TestDCacheRange( )
```

Tests the DCache range-related functions on a range of related API tests such as `Xil_DCacheFlushRange` and `Xil_DCacheInvalidate_range`. This test function writes a constant value to the data array, flushes the range, writes a new value, and then invalidates the corresponding range.

Returns:

- 0 is returned for a pass.
 - 1 is returned for a failure.
-

```
int Xil_TestICacheAll( )
```

Perform `xil_icache_invalidate()`.

Returns:

- 0 is returned for a pass. The function will hang if it fails.
-

```
int Xil_TestICacheRange( )
```

Perform `Xil_ICacheInvalidateRange()` on a few function pointers.

Returns:

- 0 is returned for a pass. The function will hang if it fails.

Hardware Abstraction Layer Migration Tips

Mapping Header Files to HAL Header Files

You should map the old header files to the new HAL header files as listed in [Table 8](#).

Table 8: HAL Header File Mapping

Area	Old Header File	New Header File
Register IO	"xio.h"	"xil_io.h"
Exception	"xexception_l.h" "mb_interface.h"	"xil_exception.h"
Cache	"xcache.h" "mb_interface.h"	"xil_cache.h"
Interrupt	"xexception_l.h" "mb_interface.h"	"xil_exception.h"
Typedef u8 u16 u32	"xbasic_types.h"	"xil_types.h"
Typedef of Xuint32 Xfloat32 ...	"xbasic_types.h"	Deprecated. Do not use.
Assert	"xbasic_types.h"	"xil_assert.h"
Test Memory	"xutil.h"	"xil_testmem.h"
Test Register IO	None	"xil_testio.h"
Test Cache	None	"xil_testcache.h"
XTRUE, XFALSE, XNULL definitions	"xbasic_types.h"	Deprecated. Use TRUE, FALSE, NULL defined in xil_types.h

Mapping Functions to HAL Functions

You should map old functions to the new HAL functions as follows.

Table 9: I/O Function Mapping

Old xio	New xil_io
#include "xio.h"	#include "xil_io.h"
Xlo_In8	Xil_In8
Xlo_Out8	Xil_Out8
Xlo_In16	Xil_In16
Xlo_Out16	Xil_Out16
Xlo_In32	Xil_In32
Xlo_Out32	Xil_Out32

Table 10: Exception Function Mapping

Old xexception	New Xil_exception
#include "xexception_l.h" #include "mb_interface.h"	#include "xil_exception.h"
XExc_Init	Xil_ExceptionInit
XExc_mEnableException microblaze_enable_exceptions	For all processors: Xil_ExceptionEnable(void)

Table 10: Exception Function Mapping (Cont'd)

Old xexception	New Xil_exception
XExc_registerHandler microblaze_register_exception_handler	Xil_ExceptionRegisterHandler
XExc_RemoveHandler	Xil_ExceptionRemoveHandler
XExc_mDisableExceptions microblaze_disable_exceptions	Xil_ExceptionDisable

Table 11: Interrupt Function Mapping

Old Interrupt	New Xil_interrupt
#include "xexception_l.h"	#include "xil_exception.h"
XExc_RegisterHandler(XEXC_ID_NON_CRITI CAL, handler) microblaze_register_handler(handler)	Xil_ExceptionRegisterHandler(XIL_EXCEPTIO N_ID_INT, handler)

Table 12: Cache Function Mapping

Old xcache	New xil_cache
#include "Xcache_l.h" #include "mb_interface.h"	#include "xil_cache.h"
XCache_EnableDCache microblaze_enable_dcache	For all processors: Xil_DCacheEnable(void)
XCache_DisableDCache microblaze_disable_dcache	Xil_DCacheDisable
XCache_InvalidateDCacheRange microblaze_invalidate_dcache_range	Xil_DCacheInvalidateRange
microblaze_invalidate_dcache	Xil_DCacheInvalidate
XCache_FlushDCacheRange microblaze_flush_dcache_range	Xil_DCacheFlushRange
microblaze_flush_dcache	Xil_DCacheFlush
XCache_EnableICache microblaze_enable_icache	For all processors: Xil_ICacheEnable(void)
XCache_DisableICache microblaze_disable_icache	Xil_ICacheDisable
XCache_InvalidateICacheRange microblaze_invalidate_icache_Range	Xil_ICacheInvalidateRange
microblaze_invalidate_icache	Xil_ICacheInvalidate

Table 13: Assert Function Mapping

Old ASSERT	New xil_assert
#include "xbasic_types.h"	#include "xil_assert.h"
XAssert	Xil_Assert
XASSERT_VOID	Xil_AssertVoid
XASSERT_NONVOID	Xil_AssertNonvoid
XASSERT_VOID_ALWAYS	Xil_AssertVoidAlways

Table 13: Assert Function Mapping (Cont'd)

Old ASSERT	New xil_assert
XASSERT_NONVOID_ALWAYS	Xil_AssertNonvoidAlways
XAssertSetCallback	Xil_AssertSetCallback

Table 14: Memory Test Function Mapping

Old XUtil_Memtest	New xil_testmem
#include "xutil.h"	#include "xil_testmem.h"
XUtil_MemoryTest32	Xil_Testmem32
XUtil_MemoryTest16	Xil_Testmem16
XUtil_MemoryTest8	Xil_Testmem8

Program Profiling

The Standalone OS supports program profiling in conjunction with the GNU compiler tools and the Xilinx Microprocessor Debugger (XMD).

Note: XMD has been deprecated and will be removed in future versions of the Xilinx Software Development Kit (SDK). XSDB replaces XMD and provides additional functionality. We recommend you switch to XSDB for command-line debugging.

Profiling a program running on a hardware (board) provides insight into program execution and identifies where execution time is spent. The interaction of the program with memory and other peripherals can be more accurately captured.

Program running on hardware target is profiled using *software intrusive* method. In this method, the profiling software code is instrumented in the user program. The profiling software code is a part of the `libxil.a` library and is generated when software intrusive profiling is enabled in Standalone. For more details on about profiling, refer to the "Profile Overview" section of the *SDK Help*.

When the `-pg` profile option is specified to the compiler (`mb-gcc`), the profiling functions are linked with the application to profile automatically. The generated executable file contains code to generate profile information.

Upon program execution, this instrumented profiling function stores information on the hardware. The profile information can be read by the GNU `gprof` tool. The program functionality remains unchanged but it slows down the execution.

Note: The profiling functions do not have any explicit application API. The library is linked due to profile calls (`_mcount`) introduced by GCC for profiling.

Profiling Requirements

- Software intrusive profiling requires memory for storing profile information. You can use any memory in the system for profiling.
- A timer is required for sampling instruction address. The `axi_timer` is the supported profile timer for MicroBlaze processors. The Global Timer is used as the profile timer for Cortex A9 processors.

Profiling Functions

`_profile_init`

Called before the application `main()` function. Initializes the profile timer routine and registers timer handler accordingly, based on the timer used, connects to the processor, and

starts the timer. The Tcl routine of Standalone library determines the timer type and the connection to processor, then generates the #defines in the `profile_config.h` file.

Refer to the “Microprocessor Library Definition (MLD)” chapter in the *Embedded System Tools Reference Manual (UG111)*, which is available in the installation directory. A link to this document is also provided in “MicroBlaze Processor API,” page 1.

`_mcount`

Called by the `_mcount` function, which is inserted at every function start by `gcc`. Records the caller and callee information (Instruction address), which is used to generate call graph information.

`_profile_intr_handler`

The interrupt handler for the profiling timer. The timer is set to sample the executing application for PC values at fixed intervals and increment the Bin count. This function is used to generate the histogram information.

Configuring the Standalone OS

You can configure the Standalone OS using the Board Support Package Settings dialog box in SDK.

Table 15 lists the configurable parameters for the Standalone OS.

Table 15: Configuration Parameters

Parameter	Type	Default Value	Description
<code>enable_sw_intrusive_profiling</code>	Bool	false	Enable software intrusive profiling functionality. Select <code>true</code> to enable.
<code>profile_timer</code>	Peripheral Instance	none	Specify the timer to use for profiling. Select an axi_timer from the list of displayed instances. For Cortex A9, the ARM Cortex-A9 Private timer is used.
<code>stdin</code>	Peripheral Instance	none	Specify the STDIN peripheral from the drop down list
<code>stdout</code>	Peripheral Instance	none	Specify the STDOUT peripheral from the drop down list.
<code>predecode_fpu_exception</code>	Bool	false	This parameter is valid only for MicroBlaze processor when FPU exceptions are enabled in the hardware. Setting this to <code>true</code> will include extra code that decodes and stores the faulting FP instruction operands in global variables.

MicroBlaze MMU Example

The `tlb_add` function adds a single TLB entry. The parameters are:

<code>tlbindex</code>	The index of the TLB entry to be updated.
<code>tlbhi</code>	The value of the TLBHI field.
<code>tlblo</code>	The value of the TLBLO field.

```
static inline void tlb_add(int tlbinde, unsigned int tlbhi, unsigned int
tlblo)
{
    __asm__ __volatile__ ("mts rtlbx,  %2 \n\t"
                          "mts rtlbhi, %0 \n\t"
                          "mts rtlblo, %1 \n\t"
                          ":: "r" (tlbhi),
                          "r" (tlblo),
                          "r" (tlbinde));

    tlbentry[tlbinde].tlbhi = tlbhi;
    tlbentry[tlbinde].tlblo = tlblo;
}
```

Given a base and high address, the `tlb_add_entries` function figures the minimum number page mappings/TLB entries required to cover the area. This function uses recursion to figure the entire range of mappings.

Parameters:

base	The base address of the region of memory
high	The high address of the region of memory
tlbaccess	The type of access required for this region of memory. It can be a logical or -ing of the following flags: 0 indicates read-only access TLB_ACCESS_EXECUTABLE means the region is executable TLB_ACCESS_WRITABLE means the region is writable

Returns: 1 on success and 0 on failure

```
static int tlb_add_entries (unsigned int base, unsigned int high, unsigned
int tlbaccess)
{
    int sizeindex, tlbsizemask;
    unsigned int tlbhi, tlblo;
    unsigned int area_base, area_high, area_size;
    static int tlbinde = 0;

    // Align base and high to 1KB boundaries
    base = base & 0xfffffc00;
    high = (high >= 0xfffffc00) ? 0xffffffff : ((high + 0x400) & 0xfffffc00)
- 1;

    // Start trying to allocate pages from 16 MB granularity down to 1 KB
    area_size  = 0x1000000;           // 16 MB
    tlbsizemask = 0x380;              // TLBHI[SIZE] = 7 (16 MB)

    for (sizeindex = 7; sizeindex >= 0; sizeindex--) {
        area_base = base & sizemask[sizeindex];
        area_high = area_base + (area_size - 1);

        // if (area_base <= (0xffffffff - (area_size - 1))) {

        if ((area_base >= base) && (area_high <= high)) {

            if (tlbinde < TLBSIZE) {
                tlbhi = (base & sizemask[sizeindex]) | tlbsizemask | 0x40;
            // TLBHI: TAG, SIZE, V
                tlblo = (base & sizemask[sizeindex]) | tlbaccess | 0x8;
            // TLBLO: RPN, EX, WR, W
                tlb_add (tlbinde, tlbhi, tlblo);
            }
```



```
        tlbindex++;
    } else {
        // We only handle the 64 entry UTLB management for now
        return 0;
    }

    // Recursively add entries for lower area
    if (area_base > base)
        if (!tlb_add_entries (base, area_base - 1, tlbaccess))
            return 0;
    // Recursively add entries for higher area
    if (area_high < high)
        if (!tlb_add_entries(area_high + 1, high, tlbaccess))
            return 0;

    break;
}
// else, we try the next lower page size
area_size  = area_size >> 2;
tlbsizemask = tlbsizemask - 0x80;
}
return 1;
}
```

For a complete example, refer to:

\$XILINX_SDK/data/embeddedsw/lib/bsp/xilkernel_v6_1/src/src/arch/
microblaze/mpu.c.