EE 421/621, Fall 2024

Project 2: Moore FSM Design

November 26th, 2024

Michael Pittenger

Background

Finite State Machines (FSMs) are foundational tools in digital electronics design and are used for sequential decision making logic. FSMs consist of defined (finite) states in which the next state is determined by the current state and input. The output of a Moore FSM is determined solely by the state the machine is in and the output of a Mealy FSM is determined by both the current state and input of the machine.

Design

The task for this project is to design a Moore FSM that takes an input w and an output z and generates z = "1" when the previous four values of w were "1001", "1111", or "1001", otherwise z = "0". The machine should allow for overlapping patterns as well. The machine should be implemented on Quartus Prime Software in VHDL and run on the DE1-SoC FPGA board.

The first step to constructing a Moore FSM is to design the states. By taking the desired patterns and incrementing them digit by digit, we are able to find all of the states necessary for the detection of those specific patterns. **Figure 1** shows the development in the states, which comes out to a total of 12 states. Due to 12 being represented as "1100" in binary, we only need 4 DFFs (D Flip Flops) in order to represent and track all of the states.




Figure 1: Finding States

Once the states are found, we need to determine the state transition flow of the machine. We do this by starting with a state and drawing the different possible inputs at that state, which is just "0" and "1" in this case. **Figure 2** shows the state transition diagram. The patterns we are tracking are 4 digits long, meaning that we must only track the last 4 inputs at a state when determining what the next state will be. For example, State D with an input of "0" has an input stream of "0010010", but only the last four "0010" matter for pattern detection. This "0010" aligns with State B, so we can transition State D to State B instead of creating a new state.




Figure 2: State Transition Diagram

Table 1 shows the State Transition Table, which represents the same information shown in the State Transition Diagram.

Table 1: State Transition Table

Present State	Next State		Output
	w = 0	w = 1	Z
Reset	Н	А	0
А	В	Е	0
В	С	А	0
С	I	D	0
D	В	К	1
Е	В	F	0
F	В	G	0
G	В	G	1
Н	I	Α	0
I	I	J	0

J	В	К	0
K	В	F	1

From here, you can either convert the states to binary values at register locations (such as State 1 = "0001" and State 12 = "1100" and design combination circuits to get your from the previous state values to the current state values, shown in **Figure 3**. Alternatively, you could use behavioral level programming with case statements to allow the software to design the logic for you, shown in **Figure 4**. For this project, the behavioral programming method was used.




Figure 3: Moore FSM Combination Example

```
1 LIBRARY ieee ;
2 USE ieee.std logic 1164.all;
3 ENTITY simple IS
         PORT ( Clock, Resetn, w: IN STD LOGIC;
                                      :OUT STD LOGIC);
5 END simple;
  ARCHITECTURE Behavior OF simple IS
                                                                      Reset
8
         TYPE State_type IS (A, B, C);
9
         SIGNAL y : State_type;
                                                                                 w=1
10 BEGIN
                                                                     A/z=0
                                                                                          B/z=0
         PROCESS (Resetn, Clock)
11
                                                                                 w = 0
12
         BEGIN
13
             IF Resetn = '0' THEN
                                                                      w = 0
                                                                                          w=1
14
                 y \leq A;
             ELSIF (Clock'EVENT AND Clock = '1') THEN
15
                  CASE y IS
16
                       WHEN A =>
17
                                                                                C/z=1
18
                           IF w = '0' THEN
19
                                y \leq A;
                            ELSE
20
                                                                                w=1
21
                                y \le B;
22
                            END IF;
23
                       WHEN B =>
24
                            IF w = '0' THEN
                                                                          Next state
25
                                y \leq A;
                                                                                             Output
                                                           Present
26
                            ELSE
                                                            state
                                                                       w = 0
                                                                                  w = 1
27
                                y \le C;
28
                           END IF;
                                                              A
B
                                                                                     B
C
                                                                                                0
                                                                          Α
29
                       WHEN C =>
                                                                          Α
                                                                                                0
30
                            IF w = '0' THEN
                                                              C
                                                                                     C
                                                                                                 1
                                                                          A
31
                                y \leq A;
32
                            ELSE
33
                                 y \le C;
34
                            END IF;
35
                  END CASE;
36
             END IF;
37
         END PROCESS:
         z \le '1' WHEN y = C ELSE '0';
39 END Behavior;
```

Figure 4: Moore FSM Behavioral Example

A generated Netlist of the FSM design is shown in **Figure 5**. The KEY[3..0] buttons are the inputs and the LEDR[9..0] LEDs are the outputs. The y section represents the state transition logic, shown in **Figure 6**.




Figure 5: FSM Netlist




Figure 6: FSM Netlist State Transition Diagram

Conclusion

This project successfully showcases the design and implementation of a Moore FSM for detecting the overlapping patterns of "1001", "1111", and "0011". By systematically creating a state diagram and state transition table, the FSM was efficiently designed to handle the proposed input sequences. The machine was implemented at a behavioral level in VHDL, simulated using Quartus Prime Software, and verified on the DE1-SoC FPGA board. This project highlights one of the use cases of FSMs, which is for pattern detection, and it also reinforced the concepts of sequential logic design.