ECE 385

## **GENERAL GUIDE**

### I. LAB KITS

Equipment list IC packages Using data sheets

IC 1:-4

IC list

TTL characteristics

Power Logic levels Loading

### II. LAB STATIONS AND PROTOBOARD

Introduction
The protoboard

The lab station

HP Function Generator Altera DE2 FPGA Board

### III. LAB DOCUMENTATION

Overview

Written description Component layout Logical diagram

Standard device symbols

### IV. DESIGN TECHNIQUES

General Considerations Delays and Glitches Use of NAND (NOR) Gates

## V. LAB TECHNIQUES

Circuit assembly Wiring techniques Debugging techniques

### VI. DEBUGGING OUTSIDE THE LAB

Light Emitting Diodes (LEDs)

Toggle Switches Contact Bounce

## I. LAB KITS

## **Equipment List**

The lab kits checked out in a box to each group contain:

- 1) A protoboard
- 2) No. 22 wire kit in assorted colors and lengths.
- 3) Discrete components (resistors, capacitors, LEDs, switches).
- 4) About fifty assorted integrated circuit chips or packages.
- 5) Altera DE10-Lite FPGA board, 385 I/O shield and a programming cable

## Integrated Circuit (IC) Packages

The ICs in the kit will be like the one shown in Figure 1. Since the pins on newly manufactured IC packages are bowed outward for use with automatic insertion equipment, it may be necessary to gently bend the pins so they will go into an individual socket easily. This is best done by pushing each row of pins inward on a flat surface.

Consider the IC chip shown in Figure 1. The number SN7400N on the chip indicates the following: The SN is a prefix used by Texas Instruments, Inc., the 74 indicates the chip is from the 74-hundred family of Transistor-Transistor Logic (TTL), the 00 indicates the exact type of circuit. The suffix N gives information on the packaging (e.g. N for Plastic DIP, J for Ceramic DIP, DIP stands for Dual In-line Package) as well as the connection between the internal logic circuits and the external pins.

On some chips a few letters may appear between the family digits and the type digits; e.g., SN74LS00 and SN74S00. These letters are used to indicate that the chip differs electrically (but not logically) from standard TTL chips (e.g. LS stands for Low power Schottky, S for higher speed Schottky). Schottky means that the inputs of the gate have Schottky triggers, which provides some hysteresis to reduce the noise sensitivity. The digits 7523 are a manufacturing date and indicate the IC package was made in the 23rd week of '75 (an antique given the current iteration of this document!) The 54-hundred family

provides the same functions as 74-hundred family, but with mil-spec extended operating temperature range and radiation hardening.

Some kits additionally have HC or ACT chips instead of TTL chips. HC standards for high-speed CMOS, where ACT stands for advanced CMOS technology. These two logic standards are compatible with standard TTL chips, but are based off of CMOS (complementary metal-oxide semiconductor) technology (similar to what is in modern integrated circuits) in order to be even lower power than "low-power" TTL. In addition, HC and ACT families are compatible with 3.3V logic levels and are capable of being powered by 3.3V, which is important when interfacing with modern devices. However, a designer must be aware of the potential issues when interfacing between different logic levels (we'll discuss this later in this document).





Figure 1. IC Package

#### 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS



These devices contain four independent 2-input NAND gates. The devices perform the Boolean function  $Y = \overline{A \bullet B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

Figure 2. Data Sheet for 54/7400

## **Using Data Sheets**

A part of data sheet for the 7400 package is reproduced from Texas Instruments website (www.ti.com). The data sheet states that the chip contains four independent 2-input NAND gates, and gives Boolean function in variables A, B and Y. Each NAND is identified on the pins using these same variables with a distinct prefix. For example, 3A, 3B and 3Y. The data sheet also indicates that pin 7 must be grounded and pin 14 must be connected to power  $(V_{cc})$ . You will be able to find the data sheets for the chips we will be using on our course website (under Lab 1).

A standard lab kit of IC's consists of the following:

<u>Designator</u>	IC Description
7400	Quad 2-input NAND
7402	Quad 2-input NOR
7404	Hex Inverter
7410	Triple 3-input NAND
7420	Double 4-input NAND
7427	Triple 3-input NOR
7474	Dual D Positive Edge Triggered Flip Flop
7485	4-bit Magnitude Comparator
7486	Quad 2-input Exclusive-OR
74109N	Dual JK Flip-Flops
74151N	8 to 1 Multiplexer
74153N	Dual 4 to 1 Multiplexer
74157N	Quad 2 to 1 Multiplexer
74161N	4-bit Synchronous Up-Down Counter
74163E	4-bit Synchronous Binary Counter
74194A/E	4-bit Bidirectional Universal Shift Register
74195E	4-bit Bidirectional Universal Shift Register
SN74LS279	Quad S-R Latch
	7400 7402 7404 7410 7420 7427 7474 7485 7486 74109N 74151N 74153N 74157N 74161N 74163E 74194A/E 74195E

Note that logic chips may be from the ACT or HC families and may have CD or SN prefixes, which used to designate the manufacturer: CD for RCA/Harris, SN for TI, but which has since become meaningless as the market consolidated.

# **DISCRETE COMPONENTS AND TOOLS**

<b>Quantity</b>	<u>Type</u>
4	10 Light emitting diode DIP (single package)
10	330 $\Omega$ resistors (orange-orange-brown)
10	1 K $\Omega$ resistors (brown-black-red <b>or</b> brown-black-black-brown)
10	1uF capacitor
4	8 SPST switch DIP (single package)
2	4 SPDT switch DIP (single package)

## Logic Gate Characteristics


**Power:**TTL IC's (74, 74F, 74LS, 74ALS) require a 5V power supply. CMOS ICs (74HC/T, 74AC/T) may run on either 5V or 3.3V. Each IC package has two power pins, one to be connected to GND (0 V) and one to be connected to  $V_{cc}$  (+5 V/+3.3V). All IC's used in the laboratory should be mounted with the indentation or notch, which is located on one end of the IC package, positioned up (away from you). When an IC is positioned in this fashion (pin 1 in the upper left corner and the highest numbered pin in the upper right), most IC's will have their GND connection in the lower left corner and their  $V_{cc}$  connection in the upper right corner. There are a few exceptions, however, so always check the data sheet. Your DE10-Lite board provides both 5V and 3.3V from the 'Arduino connector' when powered through USB, though **we recommend using 3.3V** if all your chips are compatible. Be sure to connect both power (3.3V) and ground from your DE10-Lite to the protoboard using breadboard wires.

**Logic Levels**: Under the positive logic convention, low voltage inputs and outputs (from 0.0V to about 0.7 V) are interpreted as logical 0 and high voltage (from about 2 V to 5 V) as logical 1. To place logical 0 on an input, connect it to GND. To place logical 1 on an input, connect it to  $V_{cc}$  through a  $1k\Omega$  1/4 W resistor. Although it is possible to connect a logical input directly to  $V_{cc}$ , having a  $1k\Omega$  resistor will prevent the destruction of the device if you misread the datasheet or miscount the pin number. One such resistor can generally be used to pull as many as eight inputs high. In addition, this pull-up resistor will limit input current during transients (e.g. rapid switching). A gate input which is disconnected is generally considered an unknown logic level. **Some** gates have weak internal pull-up resistors which will cause disconnected inputs to read as logical 1. However, if your circuit contains floating inputs, they are apt to be sensitive to noise, therefore you should not rely on this behavior. Unused clock, mode, clear and preset pins are particularly sensitive and must be tied to the appropriate logic level for reliable operation.


The <u>Noise Immunity</u> of a gate is defined as the maximum amplitude of a positive-going (noise) pulse added to the nominal logic "0" voltage level or a negative-going (noise) pulse added to the logic "1" voltage level at the input of a gate which does not cause the output of that gate to change its logic value. The nominal logic "0" and "1" voltage levels can be determined by connecting several inverter gates (e.g., 7404) in series and observe the voltage levels at the output of the last inverter when the input to the first inverter is at GND and at +5v. What is the advantage of a larger noise immunity? Why is the <u>last</u> inverter observed rather than simply the first? Given a graph of output voltage (VOUT) vs. input

voltage (VIN) for an inverter, how would you calculate the noise immunity for the inverter? See the following figure.

## **NOISE IMMUNITY**




THE OVERALL NOISE IMMUNITY OF THE GATE IS THE SMALLEST OF THE RANGES X AND Y.



In the case of a mix between 5V and 3.3V logic, in general, 3.3V logic may be used to **drive** a 5V TTL input, but a 3.3V logic input **may not be 5V tolerant**. In particular, the 3.3V **logic inputs of your FPGA board are not 5V tolerant**, but a 3.3V output from the FPGA board will be read correctly by your logic, whether it is powered by 3.3V or 5V. Note that online students may wish to power the TTL designs via the DE10-Lite FPGA

board. This is an important distinction for digital system designers, and is summarized by this handy table courtesy of TI:






DR	5 TTL	5 CMOS	3 LVTTL	2.5 CMOS	1.8 CMOS
5 TTL	Yes	No	Yes*	Yes*	Yes*
5 CMOS	Yes	Yes	Yes*	Yes*	Yes*
3 LVTTL	Yes	No	Yes	Yes*	Yes*
2.5 CMOS	Yes	No	Yes	Yes	Yes*
1.8 CMOS	No	No	No	No	Yes*

\* Requires  $V_{\rm IH}$  Tolerance

Compatible Logic – Courtesy of Texas Instruments

**Fan Out**: Most TTL gate-outputs will drive a maximum of ten standard TTL inputs or ten "unit-loads" (i.e., they have a maximum fan-out of 10). Connection to more than ten gate-inputs may overload the output and produce unpredictable results. A few non-standard TTL outputs are not able to drive as many as ten unit-loads and a few non-standard TTL inputs are more than one unit-load. Check the datasheet about the fan-out if your design exhibits strange behavior - especially problematic are some counters and registers.

**Decoupling**: While TTL logic is robust to switching noise, CMOS logic requires decoupling to function reliably. It is good practice (and indeed often necessary) to place a 1uF or similar capacitor on each device connected between the power pin and ground. Recall that you saw the CMOS inverter circuit from the ECE 110 notes (courtesy of Prof. Schmitz). Why is a capacitor necessary close to each chip? Hint: what happens inside the CMOS circuit when it switches? Note that this is true even for complex ICs, your DE10 Lite FPGA board has a myriad of decoupling capacitors underneath the main FPGA chip (the MAX10 in the middle of the board).



CMOS Inverter – ECE 110

#### II. LAB STATIONS AND PROTOBOARD

Note: Online students may skip the portions about the switchbox.

Connections to switches, LEDs, hexadecimal displays and other external devices will be required during the lab sessions. This can be done conveniently by connecting #22 gauge solid wire between inputs and outputs of your circuit on the protoboard to specified holes in the 60-pin connectors mounted on the protoboard (see Figs. 4 and 5). At the lab, the protoboard is connected to the I/O boards of the lab station via two 60-line flat cables. Note that the connectors on the protoboard have latches to ensure a good connection to the ribbon cable.

#### A. THE PROTOBOARD

The protoboard (see Fig. 4) is a board on which all circuits will be built. It contains: i) socket strips used to mount IC's and interconnect them, ii) 3 BNC connectors for signal input from the pulse generator and signal outputs to the two oscilloscope traces, and iii) two 60-pin connector-plug pairs for easy interconnection to the LAB STATION.

The 5 volt power supply (provided inside the lab kit box) is current limited so that a short circuit will not damage the supply. However, a short circuit may damage the protoboard or destroy a chip (a common mistake is to reverse power and ground). Power can be accessed by connecting two cables to two binding posts on the protoboard, +5V (Red) and GND (Black).

The socket strips are used to mount and interconnect components. Five socket strips for components and six bus strips which are useful for bussing commonly used signals such as power, ground or clocks, are mounted vertically. Each strip is simply an array of holes with spring clips underneath them. Stripped #22 gauge solid wire, provided in the lab, must be used for interconnections in the Protoboard. Be sure that the portion of the wire inserted is straight. If wire heavier than #20 gauge is forced into the holes, it will permanently damage the spring clips. Any components with heavy gauge leads, e.g., large capacitors, resistors, crystal oscillators, etc. must be soldered into IC headers or soldered onto #22 solid hookup wire. In general, you will not need to do this in ECE 385. The spring clips in the Protoboard are connected as shown (Fig. 4).

When the ECE 385 I/O board is connected to the Protoboard you have access to:

- i) 16 debounced switches
- ii) 16 light emitting diodes (LED) with drivers to monitor the state of various lines in your circuit; and
- iii) 4 hexadecimal displays that will display the following characters in response to the corresponding hexadecimal binary coded inputs 0 thru 9 and A, b, C, d, E and F.



Figure 3


The connection points for the 60-pin connector can be seen in Fig. 5.

All I/O board switches are debounced.

The hexadecimal displays are driven by binary to hexadecimal decoder/drivers that generate a unique display symbol for each hexadecimal 4 bit binary coded input (0-9 and A-F). Blanking of D0 and D1 is possible by setting pins 41 and 43 high on the Protoboard.

The ICs used in your circuits must be labeled, in your logic diagram and component layout diagram, using the column letters A, B, C, D, and E and the row numbers 1 to 7 (see Figs. 4, 8, and 9).

Figure 4. ECE 385 Protoboard



# FIG. 5. 60 - PIN CONNECTOR ASSIGNMENT FOR EACH SECTION OF THE ECE 249 I/O BOARD.


RIGHTMOST BINARY OUTPUT LED 8 01 @ | @ 02 BINARY OUTPUT LED 7 03 | O | O 04 00 BINARY OUTPUT LED 6 05 06 BINARY OUTPUT LED 5 07 00 08 BINARY OUTPUT LED 4 09 0 0 10 BINARY OUTPUT LED 3 11 0 12 10 BINARY OUTPUT LED 2 13 0 0 14 LEFTMOST BINARY OUTPUT LED 1 15 **(** 0 16 WHEN HIGH, IT BLANKS GREEN LEDs 17 **(C)** 18 WHEN HIGH, IT LATCHES GREEN LEDs 19 20 WHEN HIGH, IT BLANKS RED LEDs 21 22 WHEN HIGH, IT LATCHES RED LEDs 23 0 0 24 BIT 1 FOR HEXADECIMAL DISPLAY AT RIGHT 25 0 0 26 BIT 2 FOR HEXADECIMAL DISPLAY AT RIGHT 27 00 28 BIT 4 FOR HEXADECIMAL DISPLAY AT RIGHT 29 0 0 30. BIT 8 FOR HEXADECIMAL DISPLAY AT RIGHT 31 0 0 32 0 .(0) BIT 1 FOR HEXADECIMAL DISPLAY AT LEFT 33 34 BIT 2 FOR HEXADECIMAL DISPLAY AT LEFT 35 0 0 36 0 0 BIT 4 FOR HEXADECIMAL DISPLAY AT LEFT 37 38-BIT 8 FOR HEXADECIMAL DISPLAY AT LEFT 39 0 0 40 WHEN HIGH, IT BLANKS HEXADECIMAL DISPLAY AT LEFT 41 0 42 **O**+ WHEN HIGH, IT BLANKS HEXADECIMAL DISPLAY AT RIGHT 43 44 RIGHTMOST BINARY INPUT DEBOUNCED SWITCH 8 45 0 0 46 BINARY INPUT DEBOUNCED SWITCH 7 47 @ l 0 48 0 BINARY INPUT DEBOUNCED SWITCH 6 49 0 50 0 BINARY INPUT DEBOUNCED SWITCH 5 51 0 52 0 BINARY INPUT DEBOUNCED SWITCH 4 53 0 54 0 0 BINARY INPUT DEBOUNCED SWITCH 3 55 56 0 BINARY INPUT DEBOUNCED SWITCH 2 57 0 58 LEFTMOST BINARY INPUT DEBOUNCED SWITCH 1 59 | © | © 60

ALL EVEN PINS (02-60) ARE CONNECTED TO GROUND ON THE I/O BOARD.

# FIG. 5. 60 - PIN CONNECTOR ASSIGNMENT FOR EACH SECTION OF THE ECE 249 I/O BOARD.

RIGHTMOST BINARY OUTPUT LED 8	01	00	02
BINARY OUTPUT LED 7	03	00	04
BINARY OUTPUT LED 6	05	00	06
BINARY OUTPUT LED 5	07	00	08
BINARY OUTPUT LED 4	09	00	10
BINARY OUTPUT LED 3	11	00	12
BINARY OUTPUT LED 2	13	0 0	14
LEFTMOST BINARY OUTPUT LED 1	15	(a)	16
WHEN HIGH, IT BLANKS GREEN LEDS	17	<b>⊕</b> ⊕	18
WHEN HIGH, IT LATCHES GREEN LEDS	19	9 9	20
WHEN HIGH, IT BLANKS RED LEDS	21	<del>0 0</del>	22
WHEN HIGH, IT LATCHES RED LEDS	23	<b>9</b>	24
BIT 1 FOR HEXADECIMAL DISPLAY AT RIGHT	25	00	26
BIT 2 FOR HEXADECIMAL DISPLAY, AT RIGHT.	27	0 0	28
BIT 4 FOR HEXADECIMAL DISPLAY AT RIGHT	29	00	30.
BIT 8 FOR HEXADECIMAL DISPLAY AT RIGHT	31	00	32
BIT 1 FOR HEXADECIMAL DISPLAY AT LEFT	33	0 0	34
BIT 2 FOR HEXADECIMAL DISPLAY AT LEFT	35	0 0	36
BIT 4 FOR HEXADECIMAL DISPLAY AT LEFT	37	0 0	38
BIT 8 FOR HEXADECIMAL DISPLAY AT LEFT	39	00	40:
WHEN HIGH, IT BLANKS HEXADECIMAL DISPLAY AT LEFT	41	<b>⊕</b> ⊕	42
WHEN HIGH, IT BLANKS HEXADECIMAL DISPLAY AT RIGHT	43	<u>⊕ .⊕</u>	44
RIGHTMOST BINARY INPUT DEBOUNCED SWITCH 8	45	00	46
BINARY INPUT DEBOUNCED SWITCH 7	47	00	48
BINARY INPUT DEBOUNCED SWITCH 6	49	00	<b>50</b> °
BINARY INPUT DEBOUNCED SWITCH 5	51	0 0	52
BINARY INPUT DEBOUNCED SWITCH 4	53	0 0	54
BINARY INPUT DEBOUNCED SWITCH 3	55	00	56·
BINARY INPUT DEBOUNCED SWITCH 2	57	0 0	58
LEFTMOST BINARY INPUT DEBOUNCED SWITCH 1	59	00	60 <sup>.</sup>

ALL EVEN PINS (02-60) ARE CONNECTED TO GROUND ON THE I/O BOARD.



### B. THE LAB STATION 16-BIT I/O BOARD

A brief description of the new I/O board and its features follow:

**Input** (to the user's hardware) is generated by 16 SPDT debounced switches arranged as a 16-bit word.

**Output** (from the user's hardware) is displayed by:

- i. Sixteen two-color (red, green) light emitting diodes (LEDs) arranged as a 16-bit word.
- ii. Four hexadecimal displays.

The 16-bit I/O board is organized in two identical sections of eight bits each with input (eight switches) and output (eight LEDs and two hexadecimal displays). See GG.11, 12.

Each section connects to the user's hardware through a 60-line flat cable. Thirty lines are used for signals (odd numbered) and thirty lines are used for ground (even numbered) so that there is a ground between any two signals throughout the length of the cable.

Normally, the LEDs represent a high (H) logic level with green on and a low (L) logic level with red on (e.g. logic in color mode). However, for students who have trouble distinguishing colors, either color may be blanked (turned off) for all eight bits of each section. When a high (H) is presented at line 17 (of the corresponding 60-line flat cable) the green will be blanked. Alternatively, when a high (H) is presented at pin 21, the red will be blanked. Therefore, either color may be used to represent a logic level with the complement represented by no light. Line 17 and/or line 21 should be driven by a buffer.

Moreover, either color may be latched (all eight bits of each section) when a high (H) is presented at line 19 to latch the green, or a high (H) is presented at line 23 to latch the red. Note that if both red and green are used to represent logic levels, both must be latched to preserve the data displayed. Line 19 and/or line 23 should be driven by a buffer. Be aware of accidentally invoking this behavior.

Either of the two hexadecimal displays of each section may also be blanked with a high (H) on line 41 to blank the display on the left or with a high (H) on line 43 to blank

the display on the right. Line 41 and/or line 43 must be grounded when blanking of the hexadecimal display is not required.

## C. HP FUNCTION (WAVEFORM) GENERATOR

The HP 33120A function/arbitrary waveform generator uses direct digital-synthesis techniques to create a stable, accurate output signal for clean, low-distortion sine waves. It also gives you fast rise and fall-time square waves, and linear ramp waveforms down to 10 MHz.

In ECE 385 we will primarily use square waves to generate the clock signals, and other inputs, for our digital circuits. Hence, it is very important that the function generator is set properly before each use to ensure proper circuit function. Do not assume your generator is properly setup. Failure to setup your generator will result in circuit malfunction and may damage your chips or the generator. Note that by default the function generator is designed to drive a bipolar (both positive and negative going) signal into a 50  $\Omega$  load. This may destroy TTL chips which are designed for 5 V TTL unipolar signals.

## **Setup Procedure:**

- 1. Turn function generator on.
- 2. Select high impedance output.
  - o Press the blue 'Shift' button then the 'Enter' button.
  - You are now on 'A: MOD MENU'
  - o Hit the '>' button three (3) times.
  - o You are now on the 'D: SYS MENU'
  - o Hit the 'V' button twice.
  - o If the display says 'HIGH Z', skip to step 3.
  - o If the display says '50 OHM':
  - Press the '>' button once.
  - o The display should say 'HIGH Z', if it does not repeat this step again.
  - Press the 'ENTER' button.
  - o The display will flash 'ENTERED'
- 3. Set a 0 to 5 Volt square wave signal.
  - Select a square wave by pressing the ' | ' button
  - Press the 'Ampl' button.

- o Turn knob to set '5.000 VPP'
- o Press the 'Offset' button.
- o Turn knob to set '+2.500 VDC'

### 4. Set signal frequency

- o Press the 'Freq' button.
- o Turn knob until desired frequency is set.
- 5. Check the signal from the output port with the oscilloscope.

## **HP 33120A Single Step Mode:**

Single step mode is often useful in debugging clocked circuits, as it allows you to send single clock pulses instead of a continuous clock.


## **Setup Procedure:**

- Follow the steps shown above to set up HP generator for desired signal
- Set up burst mode
  - Press the blue 'Shift' button then the 'Sawtooth Wave' button (Button #4).
  - o The word 'Burst' should appear in the middle bottom of the display
  - o Press the blue 'Shift' button, then press the '<' button once
  - You are now on the '4: BURST CNT'
  - o Hit the '√' button once.
  - o The display will say '00001 CYC'
  - Turn the dial to set a value for 'CYC.' This value is the number of pulses that will be sent each time you press the 'Single' button; e.g. if you set the count to '00003,' when you press 'Single' you will get a square wave that looks like:
  - o Press the 'ENTER' button.
  - o The display will flash 'ENTERED'
- Press the 'Single' button (Button #9) to begin single step mode.
- From now on, every time you press 'Single,' the number of clock pulses specified by the CYC value will be sent.

• To exit single step mode, press the blue 'Shift' button then the 'Sawtooth Wave' button (Button #4)

## D. TERASIC D10-Lite FPGA BOARD

Included with the lab kits at check-out time is DE10-Lite FPGA board. This board should also come with a standard USB Type A-B cable (you must provide an adapter, if your computer does not have traditional USB Type A ports – e.g. computers which only have USB-C). From the "Arduino Connector" both 3.3V and 5V are provided (VCC3P3 and VCC5, respectively).



#### III. LAB DOCUMENTATION

#### Overview

Precise and uniform documentation is an indispensable part of digital design. The documentation is simply a presentable record of your design procedure supplemented with a written description of the operation of the circuit. From your documentation, someone unfamiliar with the experiment should be able to understand what your circuit does and should be able to wire up and test your circuit without reference to any other handbooks or literature. Good documentation is essential for correct circuit-assembly and for circuit-examination by an instructor. The documentation should reflect what was done in the lab and should not be considered an independent portion of the course.

By default, a complete lab report should consist of an <u>Introduction</u> which states the purpose of the lab, <u>Documentation</u> for each circuit, <u>Answers</u> to the questions asked in the lab manual, and a <u>Conclusion</u> to wrap up the things learned.

Basic **Documentation** for a digital circuit designed should consist of

- (1) A written description of the operation of the circuit and a block diagram
- (2) Karnaugh maps, State Diagrams and Tables, and Boolean Equations
- (3) A Logic Diagrams (preliminary AND-OR and final NAND implementations)
- (4) Component Layout

Though the four parts have been listed in the correct order for a reasonable derivation of a completed design, the actual design process will probably proceed in a different order. For simple designs it is probably most convenient to draw a partial logic diagram, determine a component layout, complete the logic diagram, and finally supply some description of the circuit operation. More complicated designs will require completing some of the descriptive material (e.g., signal definitions, state transition diagrams) before a logic diagram can be started. Complicated designs will probably require moving back and forth between the design levels several times (e.g., the logic diagram may suggest a better set of signal definitions).

## Written Description with Block Diagram

The ability to describe a circuit in a manner which is organized, precise, clear, and easily understood is a very important part of digital design. The amount and type of description needed will depend upon the complexity of the circuit. But almost always, a high-level <u>functional block diagram</u> is an integral part of any written description. The high-level block diagram should be the foundation of this section of your lab documentation but may not be complete by itself. Further elaboration (sub-diagrams or written descriptions) will likely be required.

## Karnaugh Maps, State Transition Diagrams and Tables


Here you present your derivation of logic using formal techniques learnt in ECE 120. Often there are several alternative solutions. You should present your rationale for choosing an implementation.

#### Component-layout

A component layout is used to indicate which types of IC will be needed, where they will be mounted, which pins require power connections, where the input signals originate, and where output signals are monitored. This information is needed for circuit construction and is essential for circuit debugging when one needs to find the physical location of a given logic signal (net) on the logic diagram.

A sample component-layout is given in Fig. 8. Each switch and LED to be used should be labeled with the symbolic name for the associated digital signal. The five IC socket strips are denoted A to E from left to right. IC packages are numbered 1, 2, 3,... from top to bottom. (In general, seven ICs will fit from top to bottom, but differing package sizes may change this.) Thus, C2 denotes the second IC down on the third socket-strip from the left. Each IC location is labeled with the position designation and the number of the IC to be inserted there. The component layout sheet should also show the power and ground connections for each chip, especially those with non-standard power and ground pin locations. Using the standard orientation (notch up) most chips will have the ground connection in the "lower left corner" and +5 volts in the "upper right corner." However, you should always check the data sheet for power and ground pin numbers since some chips are non-standard. Careful component-layout can greatly reduce wire lengths and greatly enhance the appearance and maintainability of a digital circuit.

# Figure 8. SAMPLE COMPONENT LAYOUT AND I/O ASSIGNMENT 16-bit I/O BOARD



## Logic Diagram

A sample logic diagram is shown in Fig. 9. Each device (gate, flip-flop, etc.) is drawn using the standard logic symbols. Each device is labeled according to its IC location and IC pin numbers. I/O signals are given symbolic titles, written next to their corresponding switches/LEDs/Hex displays. I/O ports are labeled according to their type (S, L, or H), their side of the I/O board (A or B), and their number (1 to 8, from left). Thus, the label SB6 signifies the third switch from the right of the I/O board (switch 6 of side B). Signal lines drawn crossing each other are interpreted as being unconnected unless a dot is drawn at their intersection. Should your design require multiple logic diagrams to properly represent, signal lines going to and coming from other diagrams are drawn to enter the diagram at the left and leave the diagram at the right, using standard port-in and port-out notation, and are labeled with the source/destination diagram name and signal name, separated by a slash. As your designs get more complex, logic diagrams can be component level (RTL or Register Transfer Language) rather than gate level. For example, in experiments post-Lab 1, a 2:1 multiplexor can be drawn as a block by itself.

## 2-TO-1 MULTIPLEXER




Figure 9: Sample logic diagram.

(Note: Figures 8 and 9 are corresponding diagrams for the same circuit.)

### IV. DESIGN TECHNIQUES

#### General Considerations:

Introductory logic design courses such as ECE 120 choose to ignore certain aspects of circuit design to provide a clearer presentation to the student. Technological constraints imposed upon the designer are ignored to emphasize a strong theoretical base for further study. In the laboratory, actual device characteristics must be included in all designs.


In Transistor-Transistor Logic (TTL), a NAND gate can be implemented with fewer transistors than an AND gate. In addition, since any function can be implemented with NAND gates, their use can reduce overall package count and diversity in a design. The ECE 385 student lab kit contains no AND or OR gates; it contains NAND and NOR gates. Design with AND or OR gates is conceptually easier than design with NAND and NOR gates because the design follows intuitively from Boolean algebra equations. A simple technique for converting two level AND/OR circuits to NAND circuits is given later in these notes. You will have to design your circuits considering what actual devices are available in the ECE 385 student lab kit.

Another point to remember when designing with actual devices is that <u>all</u> unused inputs to the device must be tied to some logic level. The decision to tie an input to zero or one is made by checking the input's function on the device data sheet. To tie an input to a logic zero, simply connect it to system ground. To pull an input to a logic one, a 'pull-up' resistor (nominally  $1k\Omega$  for 74LSXXX) must be inserted between the input and the +5 volt power supply. Note that a single resistor may be used to hold more than one (up to ten) input at the logic one level.


## **Delays and Glitches:**

An extremely important characteristic of TTL (and other technologies) that is often overlooked by inexperienced designers is that all logic gates have a nonzero propagation delay from input to output. These propagation delays are infinitesimal with respect to the human observer. However, the propagation delay of TTL gates is finite and may lead to the occurrence of glitches in a signal. A glitch is a momentary incorrect output value produced by a circuit during periods when the inputs are changing. Glitches may be detected during the design phase using timing diagrams. Glitches are one of the most important new concepts we will discuss in ECE 385 and have wide ranging implications for digital design in general.

The circuit of Figure 10 should always output a logic one at C as it implements the steady-state logic equation  $C = A \oplus \bar{A} = 1$ . However, due to the finite delays of the gates used, it may momentarily output a logic zero (a glitch) right after the input A changes. The inverter in the circuit of Figure 10 is from a 7404 chip. The 7404 has a typical propagation delay of 10ns, and a guaranteed maximum delay of 22ns. The exclusive-or gate (7486) has a typical delay of 14ns and a maximum of 30ns. Note that neither of these gates has a guaranteed minimum delay time; therefore, the assumed minimum delay is zero. When preparing a timing diagram always use the worst-case propagation delays, not the typical!



A timing diagram for the circuit of Figure 10 is given in Figure 11. At time T=0, the input A changes from a zero to a one. The output of the inverter (B) is unknown from time T=0 until time T=22 ns. The value of B probably changes somewhere around 10ns (the typical delay time), but the output cannot be guaranteed until T=22ns. Since B is an input to the XOR gate, its output cannot be guaranteed until 30ns (maximum propagation delay) after the value of B is known. The cross-hashed areas in the timing diagram are the times when the signal value is unknown. The XOR output, C, is unknown for 52 ns after the input A changes. During those 52 ns, the output may be at logic zero or logic one. If it becomes a logic zero at any instance during these 52ns, then the circuit is said to produce a glitch.



## FIGURE 11

# Use of NAND (NOR) Gates:

A Karnaugh map of a function is given in Figure 12. To implement this function directly in standard 7400 series TTL components would require three chips: a 7404 hex inverter, a 7408 quad 2-input AND, and a 7432 quad 2-input OR. A logic diagram of the circuit is shown in Figure 13.

a bc	00	01	11	10
0	0	1	0	0
1	0	1	1	1

FIGURE 12. Karnaugh map of 2-to-1 Multiplexer Function




FIGURE 13. Sum of Products implemented with 2-level AND-OR Logic




FIGURE 14. Transforming AND-OR to NAND-NAND

Since the ECE 385 lab kit does not contain 7408's or 7432's, it is necessary to modify the circuit to one that uses only NANDs, NORs, and inverters. A direct modification is shown in Figure 14. Each AND gate has been replaced by a NAND gate and an inverter, and each OR gate has been replaced by a NOR and an inverter. Notice the four circled gates in Figure 14: a NOR gate with inverted inputs and inverted output. These four gates can be replaced by a single NAND gate. The resulting circuit is shown in Figure 15. In general: <a href="mailto:any two level AND/OR circuit can be replaced by a two level NAND/NAND circuit by">any two level AND/OR circuit can be replaced by a two level NAND/NAND circuit by</a> simply replacing each AND and OR gate with a NAND gate.




FIGURE 15. Final implementation using NAND-NAND

A slight modification of the circuit of Figure 15 is given in Figure 16. Notice that this circuit requires only one 7400, whereas the original design (Figure 13) required three chips to implement. In this example, the conversion to an all NAND implementation reduced the package count by two thirds.




FIGURE 16. Single chip implementation using one 7400 Quad 2-input NANDs

### V. LAB TECHNIQUES

## **Circuit Assembly**

Circuits should be assembled in the following manner (with the power supply switched OFF):


- (1) Carefully align and insert IC's in their designed positions on the protoboard socket-strips according to your component-layout. Some of the IC's provided have been pre-socketed for their protection and are to remain socketed. Each IC should be positioned with its indentation or notch up (away from you).
- (2) Establish a GND-bus along the left sides of active socket-strips and a V<sub>cc</sub> bus along the right side of active socket-strips (see Fig. 3). Make power connections to all the IC's using black wires for GND connections and red wires for V<sub>cc</sub> connections. It is essential that power connections be made properly or damage to the ICs, protoboard, and the power supply will result. Check your work!
- (3) Make other wiring connections and check them off on your logic-diagram as they are made. Only No. 22 wire and 1/4 W resistors should be used in making connections on the panels. Heavier wire will damage the spring clips in the socket causing faulty contacts in the future.
- (4) Label (with symbolic names) all switches, pushbuttons, and indicator lamps used. Labels are made by printing on removable gummed labels available in the lab.

## Wiring Techniques

Only No. 22 wire and 1/4 W resistors should be used in making electrical connections on the protoboard socket strips. The wire should have approximately 1/4" of insulation removed from the end. If more insulation is removed, the exposed metal wire will often contact an exposed neighboring wire, resulting in unreliable operation at best.

When inserting or removing wires, push or pull in a vertical direction (i.e., don't wiggle the wires or they will break off in the socket). If new wire is cut, cut it to a convenient length and strip 1/4" of insulation from each end.

Select wire colors by function where possible to facilitate organization. However, it is best to use <u>red</u> and only red for +5v wires; and <u>black</u> for GND. Where the output of a gate goes to several different places, debugging and circuit modification is much easier if you do not "daisy chain."



That is, one end of each of the three wires making the electrical connections between gates should go to the socket strip connection points at pin 3 of chip A1. Don't run a wire from 3A1 (pin 3 chip A1) to 1A2 (pin 1 chip A2), a second wire from 1A2 to 1A3, and a third wire from 1A3 to 1A4.

Where possible physically route the wires so that you can test an IC's pins and replace it if it is bad, i.e., do not run wires tightly over the top of IC's. Do not bundle wires tightly into long parallel runs. Signals would then cross-couple from one wire to another, causing noise spikes on a wire when the signal on a neighboring wire changes.

#### **Debugging Techniques**

When inserting an IC onto the protoboard socket strip, be certain the pins on the IC are properly aligned. If the pins are not properly aligned, they may fold under when inserted onto the socket strip. The IC will appear to be properly inserted, but the pins which folded under will not make electrical contact. To detect this problem when debugging circuits, always check <u>input</u> logic levels on the exposed IC pins themselves and check <u>output</u> logic levels at one of the connection points on the protoboard socket. Use the oscilloscope. If a

particular hole on the socket strip is found to make a faulty connection, a short stub of wire should be inserted in the hole and clipped off, so that the hole will not inadvertently be used in the future. Always be suspicious of signals which are outside of the nominal range of 5V TTL circuits and signals which appear noisy beyond the operating frequency of the circuit (typically 1 kHz).


Recall that a floating input is logically unknown. All unused light inputs should be grounded, as well as all unused inputs to an IC chip should be grounded or pulled high with a pull-up resistor (1 k $\Omega$ , 1/4 watt).

#### VI. DEBUGGING OUTSIDE THE LABORATORY

#### <u>Light Emitting Diodes (LED's)</u>

An LED is a semiconductor diode designed to emit light when forward biased. Since it is a diode, voltage polarity must be observed in its use (reverse voltage of 0 to 5 volts will simply leave the LED off). The logic kits contain red LED's.


LED's are ideal as logic signal indicators because zero current shuts them off and forward current turns them on. A typical indicator circuit is shown below. The current limiting resistor is necessary to prevent the LED from clamping (affecting) the signal voltage.



The reason why we typically wire LEDs this way (such that they turn ON when the signal is LOW) is that TTL based chips (74, 74F, 74LS, 74ALS) **sink** significantly more current than they **source**. E.g. the current sink capacity for a 74LS is typically 20 mA (therefore, up to 20mA can enter the output pin while the output voltage is low), but the source current may only be 5mA (that is, only 5mA may exit the output pin while the output voltage is high). CMOS based technology suffers from no such limitation, in fact they can source and sink similar currents (~20mA), however, the convention of having an LED turn on to signify a low voltage was established early on during the 70s and 80s to the point that LEDs are commonly wired this way even today.

Irrespective of which polarity you choose for your LEDs, it is important that each LED has its own resistor. If we have two or more LEDs to monitor several signals, why is it bad practice to share resistors?






Note that the LEDs at the lab station use this same circuit with an inverter (74240) driving SIGNAL. The LEDs light when the connected signal (input of inverter) is **high** and turn off when the connected signal is **low**.

## **Toggle Switches** (8-switch DIPs)

The DIP switch contains 8 single-pole single-throw switches mounted in a 16 pin DIP. The "ON" position corresponds to a closed switch and the "OFF" position an open switch. Some switches are marked CLOSED AND OPEN.

One use of the DIP switch will be to form a switch "register". A 1-bit slice of such a "register" is shown below (note that the pull up resistor is **required** to prevent the logic input from floating while the switch is open).



Note that the switches are numbered on each DIP package. It is convenient to refer to them and use them by number.

Switches may be toggled with a well-filed fingernail or a pencil point. Switches of this type (employing contact closures), bounce when they are closed or opened. The logic which receives switch outputs must be designed so that the bounces have no ill effect on its operation.


Note: If you choose to use these LEDs and switches, you need not reconnect to use the lab station LEDs and switches when you come to the lab. It may, however, be more convenient to do so.

#### **Contact Bounce:**

The incredible speed of TTL causes some interesting problems when interfacing circuits to the slow world around them. For example, when a mechanical switch is closed, the electrical contacts inside the switch are violently slammed together. The force of the impact of the two contacts is often sufficient to cause the contacts to separate momentarily, and then come together. The momentary separation of the electrical contacts is called 'contact bounce.' When a switch is flipped, the contacts may bounce several times before finally coming to rest. The contacts will be stable within milliseconds of first contact: essentially zero time to the human observer, but a long period for a TTL circuit. If a switch is used to clock a counter circuit, the counter may advance several times per flip of the switch.

The 'de-bouncer' circuit shown in Figure 17 eliminates problems caused by switch contact bounce by insuring a clean transition from a logic zero to logic one (or logic one to logic zero) when the switch is thrown. The details of how and why the debouncer circuit works is left as a post-lab exercise. (Hint: The  $\overline{S}$  -  $\overline{R}$  cross-coupled NAND latch has its output stable when  $\overline{S}$  =  $\overline{R}$  =1)

Note the use of the pull-up resistors in the de-bouncer circuit. When the switch is in position 'A,' the input 'D' of the first NAND gate is tied directly to ground (a logic 0). With the switch in position 'B,' NAND gate input 'D' is not connected to ground but is pulled to a logic 1 by the pull-up resistor. Without the pull-up resistor, input 'D' would be left floating (unconnected) when the switch is in position 'B.' REMEMBER - All inputs must be held at some logic level!






Figure 17. A Debouncing Circuit for an SPDT Switch