

# **APPENDIX B**

## **DATA SHEETS**

## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

## PIN ASSIGNMENTS (TOP VIEWS)


QUADRUPLE 2-INPUT  
POSITIVE-NAND GATES

00


positive logic:

$$Y = \overline{AB}$$

See page 6-2



SN5400 (J) SN7400 (J, N)  
 SN54H00 (J) SN74H00 (J, N)  
 SN54L00 (J) SN74L00 (J, N)  
 SN54LS00 (J, W) SN74LS00 (J, N)  
 SN54S00 (J, W) SN74S00 (J, N)



SN5400 (W)  
 SN54H00 (W)  
 SN54L00 (T)


QUADRUPLE 2-INPUT  
POSITIVE-NAND GATES  
WITH OPEN-COLLECTOR OUTPUTS

01


positive logic:

$$Y = \overline{AB}$$


See page 6-4



SN5401 (J) SN7401 (J, N)  
 SN54LS01 (J, W) SN74LS01 (J, N)



SN5401 (W)  
 SN54H01 (W)  
 SN54L01 (T)



SN54H01 (J) SN74H01 (J, N)


QUADRUPLE 2-INPUT  
POSITIVE-NOR GATES

02


positive logic:

$$Y = \overline{A+B}$$

See page 6-8



SN5402 (J) SN7402 (J, N)  
 SN54L02 (J) SN74L02 (J, N)  
 SN54LS02 (J, W) SN74LS02 (J, N)  
 SN54S02 (J, W) SN74S02 (J, N)



SN5402 (W)  
 SN54L02 (T)

## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS


## PIN ASSIGNMENTS (TOP VIEWS)

**QUADRUPLE 2-INPUT  
POSITIVE-NAND GATES  
WITH OPEN-COLLECTOR OUTPUTS**
**03**

positive logic:

$$Y = \overline{AB}$$

See page 6-4




SN5403 (J)      SN7403 (J, N)  
 SN54L03 (J)    SN74L03 (J, N)  
 SN54LS03 (J, W) SN74LS03 (J, N)  
 SN54S03 (J, W) SN74S03 (J, N)

**HEX INVERTERS****04**


positive logic:

$$Y = \overline{A}$$

See page 6-2



SN5404 (J)      SN7404 (J, N)  
 SN54H04 (J)    SN74H04 (J, N)  
 SN54L04 (J)    SN74L04 (J, N)  
 SN54LS04 (J, W) SN74LS04 (J, N)  
 SN54S04 (J, W) SN74S04 (J, N)



SN5404 (W)  
 SN54H04 (W)  
 SN54L04 (T)


5

**HEX INVERTERS  
WITH OPEN-COLLECTOR OUTPUTS**
**05**


positive logic:

$$Y = \overline{A}$$

See page 6-4



SN5405 (J)      SN7405 (J, N)  
 SN54H05 (J)    SN74H05 (J, N)  
 SN54LS05 (J, W) SN74LS05 (J, N)  
 SN54S05 (J, W) SN74S05 (J, N)




SN5405 (W)  
 SN54H05 (W)

**HEX INVERTER BUFFERS/DRIVERS  
WITH OPEN-COLLECTOR  
HIGH-VOLTAGE OUTPUTS**
**06**

positive logic:

$$Y = \overline{A}$$

See page 6-24



SN5406 (J, W)    SN7406 (J, N)

## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS


## PIN ASSIGNMENTS (TOP VIEWS)

HEX BUFFERS/DRIVERS  
WITH OPEN-COLLECTOR  
HIGH-VOLTAGE OUTPUTS

**07**

positive logic:  
 $Y = A$

See page 6-24




SN5407 (J, W) SN7407 (J, N)

QUADRUPLE 2-INPUT  
POSITIVE-AND GATES

**08**

positive logic:  
 $Y = AB$

See page 6-10




SN5408 (J, W) SN7408 (J, N)  
SN54LS08 (J, W) SN74LS08 (J, N)  
SN54S08 (J, W) SN74S08 (J, N)

QUADRUPLE 2-INPUT  
POSITIVE-AND GATES  
WITH OPEN-COLLECTOR OUTPUTS

**09**

positive logic:  
 $Y = AB$

See page 6-12




SN5409 (J, W) SN7409 (J, N)  
SN54LS09 (J, W) SN74LS09 (J, N)  
SN54S09 (J, W) SN74S09 (J, N)

TRIPLE 3-INPUT  
POSITIVE-NAND GATES


**10**

positive logic:  
 $Y = \overline{ABC}$

See page 6-2



SN5410 (J) SN7410 (J, N)  
SN54H10 (J) SN74H10 (J, N)  
SN54L10 (J) SN74L10 (J, N)  
SN54LS10 (J, W) SN74LS10 (J, N)  
SN54S10 (J, W) SN74S10 (J, N)



SN5410 (W)  
SN54H10 (W)  
SN54L10 (T)

## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS


### PIN ASSIGNMENTS (TOP VIEWS)

TRIPLE 3-INPUT  
POSITIVE-AND GATES  
WITH OPEN-COLLECTOR OUTPUTS

**15**

positive logic:  
 $Y = ABC$

See page 6-12




SN54H15 (J, W) SN74H15 (J, N)  
SN54LS15 (J, W) SN74LS15 (J, N)  
SN54S15 (J, W) SN74S15 (J, N)

HEX INVERTER BUFFERS/DRIVERS  
WITH OPEN-COLLECTOR  
HIGH-VOLTAGE OUTPUTS

**16**

positive logic:  
 $Y = \bar{A}$

See page 6-24




## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

## PIN ASSIGNMENTS (TOP VIEWS)

QUADRUPLE 2-INPUT  
HIGH-VOLTAGE INTERFACE  
POSITIVE-NAND GATES**26**positive logic:  
 $Y = \overline{AB}$ 


See pages 6-24 and 6-26



SN5426 (J) SN7426 (J, N)  
SN54LS26 (J, W) SN74LS26 (J, N)

TRIPLE 3-INPUT  
POSITIVE-NOR GATES**27**positive logic:  
 $Y = \overline{A+B+C}$ 


See page 6-8



SN5427 (J, W) SN7427 (J, N)  
SN54LS27 (J, W) SN74LS27 (J, N)

QUADRUPLE 2-INPUT  
POSITIVE-NOR BUFFERS**28**positive logic:  
 $Y = \overline{A+B}$ 


See page 6-20




SN5428 (J, W) SN7428 (J, N)  
SN54LS28 (J, W) SN74LS28 (J, N)

8-INPUT  
POSITIVE-NAND GATES**30**positive logic:  
 $Y = \overline{ABCDEFGH}$ 

See page 6-2



SN5430 (J) SN7430 (J, N)  
SN54H30 (J) SN74H30 (J, N)  
SN54L30 (J) SN74L30 (J, N)  
SN54LS30 (J, W) SN74LS30 (J, N)  
SN54S30 (J, W) SN74S30 (J, N)



SN5430 (W)  
SN54H30 (W)  
SN54L30 (T)

NC—No internal connection

## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

## PIN ASSIGNMENTS (TOP VIEWS)

## AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR


72

FUNCTION TABLE

| INPUTS |       |              |   |   | OUTPUTS        |             |
|--------|-------|--------------|---|---|----------------|-------------|
| PRESET | CLEAR | CLOCK        | J | K | Q              | $\bar{Q}$   |
| L      | H     | X            | X | X | H              | L           |
| H      | L     | X            | X | X | L              | H           |
| L      | L     | X            | X | X | H*             | H*          |
| H      | H     | $\downarrow$ | L | L | Q <sub>0</sub> | $\bar{Q}_0$ |
| H      | H     | $\downarrow$ | H | L | H              | L           |
| H      | H     | $\downarrow$ | L | H | L              | H           |
| H      | H     | $\downarrow$ | H | H | TOGGLE         |             |

positive logic: J = J1·J2·J3; K1·K2·K3

See pages 6-46, 6-50, and 6-54



SN5472 (J)


SN54H72 (J)

SN54L72 (J)

SN7472 (J, N)

SN74H72 (J, N)

SN74L72 (J, N)



SN5472 (W)

SN54H72 (W)

SN54L72 (T)

NC—No internal connection

## DUAL J-K FLIP-FLOPS WITH CLEAR


73

'73, 'H73, 'L73  
FUNCTION TABLE

| INPUTS |              |   |   | OUTPUTS        |             |
|--------|--------------|---|---|----------------|-------------|
| CLEAR  | CLOCK        | J | K | Q              | $\bar{Q}$   |
| L      | X            | X | X | L              | H           |
| H      | $\downarrow$ | L | L | Q <sub>0</sub> | $\bar{Q}_0$ |
| H      | $\downarrow$ | H | L | H              | L           |
| H      | $\downarrow$ | L | H | L              | H           |
| H      | $\downarrow$ | H | H | TOGGLE         |             |

'LS73A  
FUNCTION TABLE

| INPUTS |              |   |   | OUTPUTS        |             |
|--------|--------------|---|---|----------------|-------------|
| CLEAR  | CLOCK        | J | K | Q              | $\bar{Q}$   |
| L      | X            | X | X | L              | H           |
| H      | $\downarrow$ | L | L | Q <sub>0</sub> | $\bar{Q}_0$ |
| H      | $\downarrow$ | H | L | H              | L           |
| H      | $\downarrow$ | L | H | L              | H           |
| H      | $\downarrow$ | H | H | TOGGLE         |             |
| H      | H            | X | X | Q <sub>0</sub> | $\bar{Q}_0$ |



SN5473 (J, W)

SN54H73 (J, W)

SN54L73 (J, T)

SN54LS73A (J, W)

SN7473 (J, N)

SN74H73 (J, N)

SN74L73 (J, N)

SN74LS73A (J, N)


See pages 6-46, 6-50, 6-54, and 6-56

## DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

74

FUNCTION TABLE

| INPUTS |       |            |   |   | OUTPUTS        |             |
|--------|-------|------------|---|---|----------------|-------------|
| PRESET | CLEAR | CLOCK      | D |   | Q              | $\bar{Q}$   |
| L      | H     | X          | X | X | H              | L           |
| H      | L     | X          | X | X | L              | H           |
| L      | L     | X          | X | X | H*             | H*          |
| H      | H     | $\uparrow$ | H | H | L              | L           |
| H      | H     | $\uparrow$ | L | L | H              | H           |
| H      | H     | L          | X | X | Q <sub>0</sub> | $\bar{Q}_0$ |



SN5474 (J)

SN54H74 (J)

SN54L74 (J)

SN54LS74A (J, W)

SN54S74 (J, W)


SN7474 (J, N)

SN74H74 (J, N)

SN74L74 (J, N)

SN74LS74A (J, N)

SN74S74 (J, N)



SN5474 (W)

SN54H74 (W)

SN54L74 (T)

See pages 6-46, 6-50, 6-54, and 6-56

See explanation of function tables on page 3-8.

\*This configuration is nonstable; that is, it will not persist when preset or clear inputs return to their inactive (high) level. Furthermore, the output levels of the 'LS74A in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub> if the lows at preset and clear are near V<sub>IL</sub> maximum.TEXAS INSTRUMENTS  
INCORPORATED


POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

**TTL**  
**MSI**


**TYPES SN5485, SN54L85, SN54LS85, SN54S85,  
SN7485, SN74L85, SN74LS85, SN74S85  
4-BIT MAGNITUDE COMPARATORS**

BULLETIN NO. DLS 7611810, MARCH 1974—REVISED OCTOBER 1976

SN5485, SN54LS85, SN54S85 . . . J OR W PACKAGE  
SN7485, SN74LS85, SN74S85 . . . J OR N PACKAGE  
(TOP VIEW)



SN54L85...J PACKAGE  
SN74L85...J OR N PACKAGE  
(TOP VIEW)



| TYPE  | TYPICAL<br>POWER<br>DISSIPATION | TYPICAL<br>DELAY<br>(4-BIT<br>WORDS) |
|-------|---------------------------------|--------------------------------------|
| '85   | 275 mW                          | 23 ns                                |
| 'L85  | 20 mW                           | 90 ns                                |
| 'LS85 | 52 mW                           | 24 ns                                |
| 'S85  | 365 mW                          | 11 ns                                |

**description**

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The  $A > B$ ,  $A < B$ , and  $A = B$  outputs of a stage handling less-significant bits are connected to the corresponding  $A > B$ ,  $A < B$ , and  $A = B$  inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the  $A = B$  input and in addition for the 'LS85, low-level voltages applied to the  $A > B$  and  $A < B$  inputs. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

## FUNCTION TABLES

| COMPARING INPUTS |         |         |         | CASCADING INPUTS |       |       | OUTPUTS |       |       |
|------------------|---------|---------|---------|------------------|-------|-------|---------|-------|-------|
| A3, B3           | A2, B2  | A1, B1  | A0, B0  | A > B            | A < B | A = B | A > B   | A < B | A = B |
| A3 > B3          | X       | X       | X       | X                | X     | X     | H       | L     | L     |
| A3 < B3          | X       | X       | X       | X                | X     | X     | L       | H     | L     |
| A3 = B3          | A2 > B2 | X       | X       | X                | X     | X     | H       | L     | L     |
| A3 = B3          | A2 < B2 | X       | X       | X                | X     | X     | L       | H     | L     |
| A3 = B2          | A2 = B2 | A1 > B1 | X       | X                | X     | X     | H       | L     | L     |
| A3 = B3          | A2 = B2 | A1 < B1 | X       | X                | X     | X     | L       | H     | L     |
| A3 = B3          | A2 = B2 | A1 = B1 | A0 > B0 | X                | X     | X     | H       | L     | L     |
| A3 = B3          | A2 = B2 | A1 = B1 | A0 < B0 | X                | X     | X     | L       | H     | L     |
| A3 = B3          | A2 = B2 | A1 = B1 | A0 = B0 | H                | L     | L     | H       | L     | L     |
| A3 = B3          | A2 = B2 | A1 = B1 | A0 = B0 | L                | H     | L     | L       | H     | L     |
| A3 = B3          | A2 = B2 | A1 = B1 | A0 = B0 | L                | L     | H     | L       | L     | H     |

'85, 'LS85, 'S85

|         |         |         |         |   |   |   |   |   |   |
|---------|---------|---------|---------|---|---|---|---|---|---|
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | X | X | H | L | L | H |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | H | L | L | L | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | L | L | H | H | L |

'L85

|         |         |         |         |   |   |   |   |   |   |
|---------|---------|---------|---------|---|---|---|---|---|---|
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | H | H | L | H | H |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | L | H | H | L | H |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | H | H | H | H | H |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | H | L | H | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | L | L | L | L | L |

H = high level, L = low level, X = irrelevant







TTL  
MSI


# TYPES SN5486, SN54L86, SN54LS86, SN54S86, SN7486, SN74L86, SN74LS86, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

BULLETIN NO. DL-S 7611825, DECEMBER 1972—REVISED OCTOBER 1976


## schematics of inputs and outputs




SN54', SN54LS', SN54S' ... J OR W PACKAGE  
SN74', SN74LS', SN74S' ... J OR N PACKAGE  
(TOP VIEW)



SN54L86 ... J PACKAGE  
SN74L86 ... J OR N PACKAGE  
(TOP VIEW)



SN54L86 ... T PACKAGE (TOP VIEW)



## FUNCTION TABLE

| INPUTS |   | OUTPUT |
|--------|---|--------|
| A      | B | Y      |
| L      | L | L      |
| L      | H | H      |
| H      | L | H      |
| H      | H | L      |

H = high level, L = low level

| TYPE  | TYPICAL AVERAGE<br>PROPAGATION<br>DELAY TIME | TYPICAL<br>TOTAL POWER<br>DISSIPATION |
|-------|--|---------------------------------------|
| '86   | 14 ns  | 150 mW                                |
| 'L86  | 55 ns  | 15 mW                                 |
| 'LS86 | 10 ns  | 30.5 mW                               |
| 'S86  | 7 ns   | 250 mW                                |

- Package Options include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

- Dependable Texas Instruments Quality and Reliability

### description

These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.

The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74109 and SN74LS109A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

| INPUTS |     |     |   |   | OUTPUTS        |                |
|--------|-----|-----|---|---|----------------|----------------|
| PRE    | CLR | CLK | J | K | Q              | $\bar{Q}$      |
| L      | H   | X   | X | X | H              | L              |
| H      | L   | X   | X | X | L              | H              |
| L      | L   | X   | X | X | H <sup>†</sup> | H <sup>†</sup> |
| H      | H   | ↑   | L | L | L              | H              |
| H      | H   | ↑   | H | L | TOGGLE         |                |
| H      | H   | ↑   | L | H | Q <sub>0</sub> | $\bar{Q}_0$    |
| H      | H   | ↑   | H | H | H              | L              |
| H      | H   | L   | X | X | Q <sub>0</sub> | $\bar{Q}_0$    |


<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub> if the lows at preset and clear are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable; that is, it will not persist when preset or clear return to their inactive (high) level.

SN54109, SN54LS109A . . . J OR W PACKAGE

SN74109 . . . N PACKAGE


SN74LS109A . . . D OR N PACKAGE

(TOP VIEW)




SN54LS109A . . . FK PACKAGE

(TOP VIEW)



### logic symbol<sup>‡</sup>



<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

# TYPES SN54150, SN54151A, SN54152A, SN54LS151, SN54LS152, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DLS 7611819, DECEMBER 1972—REVISED OCTOBER 1976

- '150 Selects One-of-Sixteen Data Sources
- Others Select One-of-Eight Data Sources
- Performs Parallel-to-Serial Conversion
- Permits Multiplexing from N Lines to One Line
- Also For Use as Boolean Function Generator
- Input-Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL and DTL Circuits

| TYPE   | TYPICAL AVERAGE                                  | TYPICAL              |
|--------|--|----------------------|
|        | PROPAGATION DELAY TIME<br>DATA INPUT TO W OUTPUT | POWER<br>DISSIPATION |
| '150   | 11 ns  | 200 mW               |
| '151A  | 8 ns   | 145 mW               |
| '152A  | 8 ns   | 130 mW               |
| 'LS151 | 11 ns†   | 30 mW                |
| 'LS152 | 11 ns†   | 28 mW                |
| 'S151  | 4.5 ns   | 225 mW               |

† Tentative data


## description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select the desired data source. The '150 selects one-of-sixteen data sources; the '151A, '152A, 'LS151, 'LS152, and 'S151 select one-of-eight data sources. The '150, '151A, 'LS151, and 'S151 have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output (as applicable) low.


The '151A, 'LS151, and 'S151 feature complementary W and Y outputs whereas the '150, '152A, and 'LS152 have an inverted (W) output only.

The '151A and '152A incorporate address buffers which have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the '151A outputs are enabled (i.e., strobe low).


SN54150 ... J OR W PACKAGE  
SN74150 ... J OR N PACKAGE  
(TOP VIEW)



SN54151A, SN54LS151, SN54S151 ... J OR W PACKAGE  
SN74151A, SN74LS151, SN74S151 ... J OR N PACKAGE  
(TOP VIEW)



SN54152A, SN54LS152 ... W PACKAGE  
(TOP VIEW)




**TTL  
MSI**

**TYPES SN54153, SN54L153, SN54LS153, SN54S153,  
SN74153, SN74L153, SN74LS153, SN74S153  
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS**

BULLETIN NO. DL-S 7611852, DECEMBER 1972 — REVISED OCTOBER 1976

SN54153, SN54L153, SN54S153 . . . J OR W PACKAGE  
SN54L153 . . . J PACKAGE  
SN74153, SN74L153, SN74LS153, SN74S153 . . . J OR N PACKAGE  
(TOP VIEW)

- Permits Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N lines to n lines)
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with most TTL and DTL Circuits



positive logic: see function table

| TYPE   | TYPICAL AVERAGE<br>PROPAGATION DELAY TIMES |                |                | TYPICAL<br>POWER<br>DISSIPATION |
|--------|--|----------------|----------------|---------------------------------|
|        | FROM<br>DATA                               | FROM<br>STROBE | FROM<br>SELECT |                                 |
| '153   | 14 ns                                      | 17 ns          | 22 ns          | 180 mW                          |
| 'L153  | 27 ns                                      | 34 ns          | 44 ns          | 90 mW                           |
| 'LS153 | 14 ns                                      | 19 ns          | 22 ns          | 31 mW                           |
| 'S153  | 6 ns                                       | 9.5 ns         | 12 ns          | 225 mW                          |

FUNCTION TABLE

| SELECT<br>INPUTS |   | DATA INPUTS |    |    |    | STROBE | OUTPUT |
|------------------|---|-------------|----|----|----|--------|--------|
| B                | A | C0          | C1 | C2 | C3 | G      | Y      |
| X                | X | X           | X  | X  | X  | H      | L      |
| L                | L | L           | X  | X  | X  | L      | L      |
| L                | L | H           | X  | X  | X  | L      | H      |
| L                | H | X           | L  | X  | X  | L      | L      |
| L                | H | X           | H  | X  | X  | L      | H      |
| H                | L | X           | X  | L  | X  | L      | L      |
| H                | L | X           | X  | H  | X  | L      | H      |
| H                | H | X           | X  | X  | L  | L      | L      |
| H                | H | X           | X  | X  | H  | L      | H      |

Select inputs A and B are common to both sections.  
H = high level, L = low level, X = irrelevant

#### description

Each of these monolithic, data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 7 V            |
| Input voltage: '153, 'L153, 'S153   | 5.5 V          |
| 'LS153  | 7 V            |
| Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits | -55°C to 125°C |
| SN74', SN74L', SN74LS', SN74S' Circuits                                       | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

# TYPES SN54157, SN54L157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74L157, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DL-S 7711847, MARCH 1974—REVISED AUGUST 1977

## features

- Buffered Inputs and Outputs
- Three Speed/Power Ranges Available

| TYPES  | TYPICAL<br>AVERAGE<br>PROPAGATION<br>TIME | TYPICAL<br>POWER<br>DISSIPATION |
|--------|---|---------------------------------|
| '157   | 9 ns                                      | 150 mW                          |
| 'L157  | 18 ns                                     | 75 mW                           |
| 'LS157 | 9 ns                                      | 49 mW                           |
| 'S157  | 5 ns                                      | 250 mW                          |
| 'LS158 | 7 ns                                      | 24 mW                           |
| 'S158  | 4 ns                                      | 195 mW                          |

## applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable Is Common)
- Source Programmable Counters

## description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The '157, 'L157, 'LS157, and 'S157 present true data whereas the 'LS158 and 'S158 present inverted data to minimize propagation delay time.

FUNCTION TABLE

| STROBE | INPUTS |   | OUTPUT Y |   |
|--------|--------|---|----------|---|
|        | SELECT | A | B        |   |
| H      | X      | X | X        | L |
| L      | L      | L | X        | L |
| L      | L      | H | X        | H |
| L      | H      | X | L        | L |
| L      | H      | X | H        | H |

H = high level, L = low level, X = irrelevant

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)   | 7 V            |
| Input voltage: '157, 'L157, 'S158   | 5.5 V          |
| 'LS157, 'LS158  | 7 V            |
| Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits | -55°C to 125°C |
| SN74', SN74L', SN74LS', SN74S' Circuits                                       | 0°C to 70°C    |
| Storage temperature range   | -65°C to 150°C |


NOTE 1: Voltage values are with respect to network ground terminal.

SN54157, SN54LS157, SN54S157 ... J OR W PACKAGE

SN54L157 ... J PACKAGE

SN74157, SN74L157, SN74LS157, SN74S157 ... J OR N PACKAGE


(TOP VIEW)



SN54LS158, SN54S158 ... J OR W PACKAGE

SN74LS158, SN74S158 ... J OR N PACKAGE

(TOP VIEW)



7

# SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS


SDLS060 – OCTOBER 1976 – REVISED MARCH 1988

'160, '161, 'LS160A, 'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR  
'162, '163, 'LS162A, 'LS163A, 'S162, 'S163 . . . FULLY SYNCHRONOUS COUNTERS

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

SERIES 54', 54LS' 54S' . . . J OR W PACKAGE  
SERIES 74' . . . N PACKAGE  
SERIES 74LS', 74S' . . . D OR N PACKAGE

(TOP VIEW)



NC—No internal connection

| TYPE                 | TYPICAL PROPAGATION<br>TIME, CLOCK TO<br>Q OUTPUT | TYPICAL<br>MAXIMUM<br>CLOCK<br>FREQUENCY | TYPICAL<br>POWER<br>DISSIPATION |
|----------------------|---|--|---------------------------------|
| '160 thru '163       | 14 ns   | 32 MHz                                   | 305 mW                          |
| 'LS162A thru 'LS163A | 14 ns   | 32 MHz                                   | 93 mW                           |
| 'S162 and 'S163      | 9 ns  | 70 MHz                                   | 475 mW                          |


## description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160, '162, 'LS160A, 'LS162A, and 'S162 are decade counters and the '161, '163, 'LS161A, 'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161, 'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162, '163, 'LS162A, 'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.

SERIES 54LS', 54S' . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

# SN54160, SN54162, SN54LS160A, SN54LS162A, SN54S162, SN74160, SN74162, SN74LS160A, SN74LS162A, SN74S162 SYNCHRONOUS 4-BIT COUNTERS


SDLS060 – OCTOBER 1976 – REVISED MARCH 1988

## '160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS

### typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A, and 'S162 are synchronous)
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit




'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('161 and 'LS161A are asynchronous; '163, 'LS163A, and 'S163 are synchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen fifteen, zero, one, and two
4. Inhibit





TTL  
MSI


# TYPES SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

BULLETIN NO. DLS 7611866, MARCH 1974—REVISED OCTOBER 1976

- Parallel Inputs and Outputs
- Four Operating Modes:  
Synchronous Parallel Load  
Right Shift  
Left Shift  
Do Nothing
- Positive Edge-Triggered Clocking
- Direct Overriding Clear

| TYPE    | TYPICAL<br>MAXIMUM<br>CLOCK<br>FREQUENCY | TYPICAL<br>POWER<br>DISSIPATION |
|---------|--|---------------------------------|
| '194    | 36 MHz                                   | 195 mW                          |
| 'LS194A | 36 MHz                                   | 75 mW                           |
| 'S194   | 105 MHz                                  | 425 mW                          |

SN54194, SN54LS194A, SN54S194 ... J OR W PACKAGE  
SN74194, SN74LS194A, SN74S194 ... J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

## description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (broadside) load
- Shift right (in the direction  $Q_A$  toward  $Q_D$ )
- Shift left (in the direction  $Q_D$  toward  $Q_A$ )
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

FUNCTION TABLE

| FUNCTION TABLE |                |                |       |        |       |          |   |   |   |                 |                 |                 |                 |
|----------------|----------------|----------------|-------|--------|-------|----------|---|---|---|-----------------|-----------------|-----------------|-----------------|
| INPUTS         |                |                |       |        |       | OUTPUTS  |   |   |   |                 |                 |                 |                 |
| CLEAR          | MODE           |                | CLOCK | SERIAL |       | PARALLEL |   |   |   | Q <sub>A</sub>  | Q <sub>B</sub>  | Q <sub>C</sub>  | Q <sub>D</sub>  |
|                | S <sub>1</sub> | S <sub>0</sub> |       | LEFT   | RIGHT | A        | B | C | D |                 |                 |                 |                 |
| L              | X              | X              | X     | X      | X     | X        | X | X | X | L               | L               | L               | L               |
| H              | X              | X              | L     | X      | X     | X        | X | X | X | Q <sub>A0</sub> | Q <sub>B0</sub> | Q <sub>C0</sub> | Q <sub>D0</sub> |
| H              | H              | H              | ↑     | X      | X     | a        | b | c | d | a               | b               | c               | d               |
| H              | L              | H              | ↑     | X      | H     | X        | X | X | X | H               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H              | L              | H              | ↑     | X      | L     | X        | X | X | X | L               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H              | H              | L              | ↑     | H      | X     | X        | X | X | X | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | H               |
| H              | H              | L              | ↑     | L      | X     | X        | X | X | X | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | L               |
| H              | L              | L              | X     | X      | X     | X        | X | X | X | Q <sub>A0</sub> | Q <sub>B0</sub> | Q <sub>C0</sub> | Q <sub>D0</sub> |

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level



a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

$Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$  = the level of  $Q_A, Q_B, Q_C,$  or  $Q_D,$  respectively, before the indicated steady-state input conditions were established.

$Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$  = the level of  $Q_A, Q_B, Q_C,$  respectively, before the most-recent ↑ transition of the clock.

**TYPES SN54194, SN54LS194A, SN54S194,  
SN74194, SN74LS194A, SN74S194**  
**4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**


functional block diagrams



**TYPES SN54194, SN54LS194A, SN54S194,  
SN74194, SN74LS194A, SN74S194  
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**

typical clear, load, right-shift, left-shift, inhibit, and clear sequences

7




**SN54195, SN54LS195A, SN54S195,  
SN74195, SN74LS195A, SN74S195  
4-BIT PARALLEL-ACCESS SHIFT REGISTERS**  
MARCH 1974—REVISED MARCH 1988

- Synchronous Parallel Load
- Positive-Edge-Triggered Clocking
- Parallel Inputs and Outputs from Each Flip-Flop
- Direct Overriding Clear
- J and  $\bar{K}$  Inputs to First Stage
- Complementary Outputs from Last Stage
- For Use in High Performance:  
Accumulators/Processors  
Serial-to-Parallel, Parallel-to-Serial  
Converters


SN54195, SN54LS195A, SN54S195 . . . J OR W PACKAGE  
SN74195 . . . N PACKAGE  
SN74LS195A, SN74S195 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS195, SN54S195 . . . FK PACKAGE

(TOP VIEW)



NC - No internal connection

### description

These 4-bit registers feature parallel inputs, parallel outputs, J- $\bar{K}$  serial inputs, shift/load (SH/LD) control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The register has two modes of operation:

Parallel (broadside) load

Shift (in the direction  $Q_A$  toward  $Q_D$ )

Parallel loading is accomplished by applying the four bits of data and taking SH/LD low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when SH/LD is high. Serial data for this mode is entered at the J- $\bar{K}$  inputs. These inputs permit the first stage to perform as a J- $\bar{K}$ , D-, or T-type flip-flop as shown in the function table.

The high-performance 'S195, with a 105-megahertz typical maximum shift-frequency, is particularly attractive for very-high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

| TYPE    | TYPICAL<br>MAXIMUM CLOCK<br>FREQUENCY | TYPICAL<br>POWER<br>DISSIPATION |
|---------|---------------------------------------|---------------------------------|
| '195    | 39 MHz                                | 195 mW                          |
| 'LS195A | 39 MHz                                | 70 mW                           |
| 'S195   | 105 MHz                               | 350 mW                          |

FUNCTION TABLE

| INPUTS |                |       |        |    |          |   |   | OUTPUTS |                  |                 |                 |                 |                  |
|--------|----------------|-------|--------|----|----------|---|---|---------|------------------|-----------------|-----------------|-----------------|------------------|
| CLEAR  | SHIFT/<br>LOAD | CLOCK | SERIAL |    | PARALLEL |   |   |         | Q <sub>A</sub>   | Q <sub>B</sub>  | Q <sub>C</sub>  | Q <sub>D</sub>  | Q̄ <sub>D</sub>  |
|        |                |       | J      | K̄ | A        | B | C | D       |                  |                 |                 |                 |                  |
| L      | X              | X     | X      | X  | X        | X | X | X       | L                | L               | L               | L               | H                |
| H      | L              | ↑     | X      | X  | a        | b | c | d       | a                | b               | c               | d               | d̄               |
| H      | H              | L     | X      | X  | X        | X | X | X       | Q <sub>A0</sub>  | Q <sub>B0</sub> | Q <sub>C0</sub> | Q <sub>D0</sub> | Q̄ <sub>D0</sub> |
| H      | H              | ↑     | L      | H  | X        | X | X | X       | Q <sub>A0</sub>  | Q <sub>A0</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q̄ <sub>Cn</sub> |
| H      | H              | ↑     | L      | L  | X        | X | X | X       | L                | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q̄ <sub>Cn</sub> |
| H      | H              | ↑     | H      | H  | X        | X | X | X       | H                | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q̄ <sub>Cn</sub> |
| H      | H              | ↑     | H      | L  | X        | X | X | X       | Q̄ <sub>An</sub> | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q̄ <sub>Cn</sub> |

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level

a, b, c, d = the level of steady-state input at A, B, C, or D, respectively

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady-state input conditions were established

$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$  = the level of  $Q_A$ ,  $Q_B$ , or  $Q_C$ , respectively, before the most-recent transition of the clock


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54195, SN54LS195A, SN54S195,  
SN74195, SN74LS195A, SN74S195  
4-BIT PARALLEL-ACCESS SHIFT REGISTERS**


typical clear, shift, and load sequences




logic symbols†




†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.  
Pin numbers are for D, J, N, and W packages.



'74-DUAL D WITH CLEAR AND PRESET



'73-DUAL J-K WITH CLEAR  
'76-DUAL J-K WITH CLEAR AND PRESET  
'107-DUAL J-K WITH CLEAR



'LS73A, 'LS107A-DUAL J-K WITH CLEAR  
'LS76A, 'LS112A-DUAL J-K WITH CLEAR AND PRESET  
'LS78A, 'LS114A-DUAL J-K WITH PRESET, COMMON CLEAR,  
AND COMMON CLOCK  
'LS113A-DUAL J-K WITH PRESET


## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

## PIN ASSIGNMENTS (TOP VIEW)

## 7-BIT SLICE WALLACE TREES

**275** 3-STATE OUTPUTS

See page 7-391




SN54LS275 (J) SN74LS275 (J, N)  
 SN54S275 (J) SN74S275 (J, N)

## QUAD J-K FLIP-FLOPS

**276** SEPARATE CLOCKS  
EDGE-TRIGGERING  
COMMON DIRECT CLEAR AND PRESET

See page 7-401




SN54276 (J) SN74276 (J, N)

## 4-BIT CASCADEABLE PRIORITY REGISTERS

**278** LATCHED DATA INPUTS  
PRIORITY OUTPUT GATING

See page 7-403



SN54278 (J, W) SN74278 (J, N)

NC — No internal connection

## QUAD S-R LATCHES


**279** DIODE-CLAMPED INPUTS  
TOTEM-POLE OUTPUTS

H = high level  
 L = low level  
 $Q_0$  = the level of Q before the indicated input conditions were established.  
 \* This output level is pseudo stable; that is, it may not persist when the  $\bar{S}$  and  $\bar{R}$  inputs return to their inactive (high) level.  
 † For latches with double  $\bar{S}$  inputs:  
 H = both  $\bar{S}$  inputs high  
 L = one or both  $\bar{S}$  inputs low

See page 6-60

FUNCTION TABLE

| INPUTS                 |           | OUTPUT |
|------------------------|-----------|--------|
| $\bar{S}$ <sup>†</sup> | $\bar{R}$ | Q      |
| H                      | H         | $Q_0$  |
| L                      | H         | H      |
| H                      | L         | L      |
| L                      | L         | H*     |



SN54279 (J, W) SN74279 (J, N)  
 SN54LS279 (J, W) SN74LS279 (J, N)