Advanced Platform Managment Link (APML) Library

Generated by Doxygen 1.8.13

Contents

1	Adva	anced F	Platform Management Link (APML) Library	1
2	Mod	ule Ind	ex	7
	2.1	Module	es	7
3	Data	Struct	ture Index	9
	3.1	Data S	Structures	9
4	File	Index		11
	4.1	File Lis	st	11
5	Mod	ule Doo	cumentation	13
	5.1	Auxilia	ary functions	13
		5.1.1	Detailed Description	13
		5.1.2	Function Documentation	13
			5.1.2.1 errno_to_oob_status()	13
			5.1.2.2 esmi_get_err_msg()	14
	5.2	SB-RN	MI Mailbox Service	15
		5.2.1	Detailed Description	15
	5.3	Power	Monitor	16
		5.3.1	Detailed Description	16
		5.3.2	Function Documentation	16
			5.3.2.1 read_socket_power()	16
			5.3.2.2 read_socket_power_limit()	16
			5.3.2.3 read_max_socket_power_limit()	17

ii CONTENTS

5.4	Power	Control	18
	5.4.1	Detailed Description	18
	5.4.2	Function Documentation	18
		5.4.2.1 write_socket_power_limit()	18
5.5	Perforr	mance (Boost limit) Monitor	19
	5.5.1	Detailed Description	19
	5.5.2	Function Documentation	19
		5.5.2.1 read_esb_boost_limit()	19
		5.5.2.2 read_bios_boost_fmax()	19
5.6	Out-of-	-band Performance (Boost limit) Control	21
	5.6.1	Detailed Description	21
	5.6.2	Function Documentation	21
		5.6.2.1 write_esb_boost_limit()	21
		5.6.2.2 write_esb_boost_limit_allcores()	21
5.7	Curren	nt, Min, Max TDP	23
	5.7.1	Detailed Description	23
	5.7.2	Function Documentation	23
		5.7.2.1 read_tdp()	23
		5.7.2.2 read_max_tdp()	23
		5.7.2.3 read_min_tdp()	24
5.8	Procho	ot	25
	5.8.1	Detailed Description	25
	5.8.2	Function Documentation	25
		5.8.2.1 read_prochot_status()	25
		5.8.2.2 read_prochot_residency()	25
5.9	Dram a	and other features Query	27
	5.9.1	Detailed Description	27
	5.9.2	Function Documentation	27
		5.9.2.1 read_dram_throttle()	27
		5.9.2.2 write_dram_throttle()	28

CONTENTS

		5.9.2.3	read_nbio_error_logging_register()	. 28
		5.9.2.4	read_iod_bist()	. 28
		5.9.2.5	read_ccd_bist_result()	. 29
		5.9.2.6	read_ccx_bist_result()	. 29
		5.9.2.7	read_ddr_bandwidth()	. 30
5.10	using C	PUID Re	gister Access	. 31
	5.10.1	Detailed	Description	. 31
	5.10.2	Function	Documentation	. 31
		5.10.2.1	esmi_get_vendor_id()	. 31
		5.10.2.2	esmi_get_processor_info()	. 32
		5.10.2.3	esmi_get_logical_cores_per_socket()	. 32
		5.10.2.4	esmi_get_threads_per_socket()	. 32
		5.10.2.5	esmi_get_threads_per_core()	. 34
5.11	SB_RM	II Read Pr	rocessor Register Access	. 35
	5.11.1	Detailed	Description	. 35
	5.11.2	Function	Documentation	. 35
		5.11.2.1	esmi_oob_read_msr()	. 35
5.12	SB-RM	II CPUID F	Register Access	. 36
	5.12.1	Detailed	Description	. 36
	5.12.2	Function	Documentation	. 36
		5.12.2.1	esmi_oob_cpuid()	. 36
		5.12.2.2	esmi_oob_cpuid_eax()	. 37
		5.12.2.3	esmi_oob_cpuid_ebx()	. 37
		5.12.2.4	esmi_oob_cpuid_ecx()	. 38
		5.12.2.5	esmi_oob_cpuid_edx()	. 38
5.13	SB-RM	II Register	Read Byte Protocol	. 40
	5.13.1	Detailed	Description	. 40
	5.13.2	Function	Documentation	. 40
		5.13.2.1	read_sbrmi_revision()	. 41
5.14	SBTSI	Register F	Read Byte Protocol	. 42

iv CONTENTS

5.14.1	Detailed Description	43
5.14.2	Function Documentation	43
	5.14.2.1 read_sbtsi_cpuinttemp()	44
	5.14.2.2 read_sbtsi_status()	44
	5.14.2.3 read_sbtsi_config()	45
	5.14.2.4 read_sbtsi_updaterate()	45
	5.14.2.5 write_sbtsi_updaterate()	46
	5.14.2.6 read_sbtsi_hitempint()	46
	5.14.2.7 read_sbtsi_lotempint()	47
	5.14.2.8 read_sbtsi_configwrite()	47
	5.14.2.9 read_sbtsi_cputempdecimal()	47
	5.14.2.10 read_sbtsi_cputempoffint()	48
	5.14.2.11 read_sbtsi_cputempoffdec()	48
	5.14.2.12 read_sbtsi_hitempdecimal()	49
	5.14.2.13 read_sbtsi_lotempdecimal()	49
	5.14.2.14 read_sbtsi_timeoutconfig()	50
	5.14.2.15 read_sbtsi_alertthreshold()	50
	5.14.2.16 read_sbtsi_alertconfig()	50
	5.14.2.17 read_sbtsi_manufid()	51
	5.14.2.18 read_sbtsi_revision()	51
	5.14.2.19 sbtsi_get_cputemp()	52
	5.14.2.20 sbtsi_get_temp_status()	52
	5.14.2.21 sbtsi_get_config()	53
	5.14.2.22 sbtsi_set_configwr()	53
	5.14.2.23 sbtsi_get_timeout()	54
	5.14.2.24 sbtsi_set_timeout_config()	54
	5.14.2.25 sbtsi_set_hitemp_threshold()	55
	5.14.2.26 sbtsi_set_lotemp_threshold()	55
	5.14.2.27 sbtsi_get_hitemp_threshold()	56
	5.14.2.28 sbtsi_get_lotemp_threshold()	56
	5.14.2.29 read_sbtsi_cputempoffset()	56
	5.14.2.30 write_sbtsi_cputempoffset()	57
	5.14.2.31 sbtsi_set_alert_threshold()	57
	5.14.2.32 sbtsi_set_alert_config()	58

CONTENTS

6	Data	Structure Documentation	59
	6.1	dimm_power Struct Reference	59
		6.1.1 Detailed Description	59
	6.2	dimm_thermal Struct Reference	59
		6.2.1 Detailed Description	60
	6.3	dpm_level Struct Reference	60
		6.3.1 Detailed Description	60
	6.4	lclk_dpm_level_range Struct Reference	60
		6.4.1 Detailed Description	61
	6.5	link_id_bw_type Struct Reference	61
		6.5.1 Detailed Description	61
	6.6	max_ddr_bw Struct Reference	61
		6.6.1 Detailed Description	62
	6.7	mca_bank Struct Reference	62
		6.7.1 Detailed Description	62
	6.8	nbio_err_log Struct Reference	62
		6.8.1 Detailed Description	63
	6.9	pci_address Struct Reference	63
		6.9.1 Detailed Description	63
	6.10	processor_info Struct Reference	64
		6.10.1 Detailed Description	64
	6.11	pstate_freq Struct Reference	64
		6.11.1 Detailed Description	64
	6.12	temp_refresh_rate Struct Reference	65
		6.12.1 Detailed Description	65

vi

7	File	Docum	entation		67
	7.1	apml.h	File Refer	ence	67
		7.1.1	Detailed	Description	68
		7.1.2	Function	Documentation	68
			7.1.2.1	esmi_oob_read_byte()	68
			7.1.2.2	esmi_oob_write_byte()	68
			7.1.2.3	esmi_oob_read_mailbox()	69
			7.1.2.4	esmi_oob_write_mailbox()	69
			7.1.2.5	sbrmi_xfer_msg()	70
	7.2	apml_e	err.h File R	eference	70
		7.2.1	Detailed	Description	71
		7.2.2	Enumera	tion Type Documentation	71
			7.2.2.1	oob_status_t	71
	7.3	esmi_c	puid_msr.l	h File Reference	72
		7.3.1	Detailed	Description	73
		7.3.2	Enumera	tion Type Documentation	73
			7.3.2.1	cpuid_reg	74
	7.4	esmi_r	mailbox.h F	ile Reference	74
		7.4.1	Detailed	Description	78
		7.4.2	Function	Documentation	78
			7.4.2.1	write_bmc_report_dimm_power()	78
			7.4.2.2	write_bmc_report_dimm_thermal_sensor()	78
			7.4.2.3	read_bmc_ras_pcie_config_access()	79
			7.4.2.4	read_bmc_ras_mca_validity_check()	79
			7.4.2.5	read_bmc_ras_mca_msr_dump()	80
			7.4.2.6	read_bmc_ras_fch_reset_reason()	80
			7.4.2.7	read_dimm_temp_range_and_refresh_rate()	81
			7.4.2.8	read_dimm_power_consumption()	81
			7.4.2.9	read_dimm_thermal_sensor()	82
			7.4.2.10	read_pwr_current_active_freq_limit_socket()	82

CONTENTS vii

Index			99
	7.6.1 Detailed	Description	97
7.6	esmi_tsi.h File Re	eference	94
	7.5.1 Detailed	Description	94
7.5	esmi_rmi.h File F	Reference	93
	7.4.2.30	read_lclk_dpm_level_range()	92
	7.4.2.29	write_df_pstate_range()	92
	7.4.2.28	write_pwr_efficiency_mode()	91
	7.4.2.27	read_ras_last_transaction_address()	91
	7.4.2.26	read_rapl_pckg_energy_counters()	90
	7.4.2.25	read_rapl_core_energy_counters()	90
	7.4.2.24	read_bmc_control_pcie_gen5_rate()	89
	7.4.2.23	read_bmc_cpu_base_frequency()	89
	7.4.2.22	read_bmc_rapl_units()	88
	7.4.2.21	write_lclk_dpm_level_range()	88
	7.4.2.20	read_current_dfpstate_frequency()	87
	7.4.2.19	write_apb_enable()	87
	7.4.2.18	write_apb_disable()	86
		write_xgmi_link_width_range()	86
		write_gmi3_link_width_range()	85
	7.4.2.15	read_current_xgmi_bandwidth()	85
	7.4.2.14		84
	7.4.2.13	read_socket_freq_range()	84
	7.4.2.12		83
	7.4.2.11	read_pwr_current_active_freq_limit_core()	83

Chapter 1

Advanced Platform Management Link (APML) Library

(formerly known as

EPYC™ System Management Interface (E-SMI) Out-of-band Library)

The Advanced Platform Management Link (APML) Library library, is part of the EPYC™ System Management Outof-band software stack. It is a C library for Linux that provides a user space interface to monitor and control the CPU's Systems Management features.

Important note about Versioning and Backward Compatibility

The APML library is currently under development, and therefore subject to change at the API level. The intention is to keep the API as stable as possible while in development, but in some cases we may need to break backwards compatibility in order to achieve future stability and usability. Following Semantic Versioning rules, while the APML library is in a high state of change, the major version will remain 0, and achieving backward compatibility may not be possible.

Once new development has leveled off, the major version will become greater than 0, and backward compatibility will be enforced between major versions.

Building APML Library

Additional Required software for building

In order to build the APML library, the following components are required. Note that the software versions listed are what is being used in development. Earlier versions are not guaranteed to work:

- CMake (v3.5.0)
- · latex (pdfTeX 3.14159265-2.6-1.40.18)
- apml modules (apml_sbrmi and apml_sbtsi)
 - available at https://github.com/amd/apml_modules/

Dowloading the source

The source code for APML library is available on Github.

Directory stucture of the source

Once the APML library source has been cloned to a local Linux machine, the directory structure of source is as below:

- \$ docs/ Contains Doxygen configuration files and Library descriptions
- \$ tool/ Contains apml_tool based on the APML library
- \$ include/esmi_oob Contains the header files used by the APML library
- \$ src/esmi_oob Contains library APML source

Building the library is achieved by following the typical CMake build sequence for native build, as follows.

```
$ mkdir -p build
$ mkdir -p install
$ cd build
$ cmake -DCMAKE_INSTALL_PREFIX=${PWD}/install <location of root of APML library CMakeLists.txt>
$ make
```

The built library will appear in the build folder.

Cross compile the library for Target systems

Before installing the cross compiler verfiy the target architecture

```
$ uname -m
```

Eg: To cross compile for ARM32 processor:

```
$ sudo apt-get install gcc-arm-linux-gnueabihf
```

Eg: To cross compile for AARCH64 processor: use

```
$ sudo apt-get install gcc-aarch64-linux-gnu
```

NOTE: For cross compilation, cross-\$ARCH.cmake file is provided for below Architectures:

- armhf
- · aarch64

Compilation steps

```
$ mkdir -p build
$ cd build
```

 $\mbox{\cite{thain}_File=../cross-[arch..].cmake} < \mbox{location of root of APML library CMakeLists.txt}>$

\$ make

The built library will appear in the build folder. Copy the required binaries and the dynamic linked library to target board(BMC).

```
$ scp libapml64.so.0 root@10.x.x.x:/usr/lib
$ scp apml_tool root@10.x.x.x:/usr/bin
```

Disclaimer

· Input arguments passed by the user are not validated. It might result in unreliable system behavior

Building the Documentation

The documentation PDF file can be built with the following steps (continued from the steps above):

```
$ make doc
```

The reference manual (APML_Library_Manual.pdf), release notes (APML_Library_Release_Notes.pdf) upon a successful build.

Usage Basics

Most of the APIs need socket index as the first argument. Refer tools/apml_tool.c

Usage

Tool Usage

APML tool is a C program based on the APML Library, the executable "apml_tool" will be generated in the build/folder. This tool provides options to monitor and control System Management functionality.

In execution platform, user can cross-verfiy "apml_sbrmi" and apml_rmi" modules are loaded. The apml modules are open-sourced at $https://github.com/amd/apml_modules.git$

For detailed usage information, use -h or -help flag:

```
bin# ./apml_tool -h
Usage: ./apml_tool <soc_num>
Where: soc_num : socket number starts from 0
Usage: ./apml_tool [Option<s> SOURCES] / [--help] /[<module-name>]
Description:
Description:
./apml_tool -v - Displays tool version
./apml_tool --help <MODULE> - Displays help on the opt
./apml_tool <option/s> - Runs the specified option/s.
                  - Displays help on the options for the specified module
Usage: ./apml_tool [SOC_NUM] [Option] params
    MODULES:
    1. mailbox
    2. sbrmi
    3. sbtsi
    4. reg-access
           $ ./apml_tool -v
APML tool version: X.Y.Z
Below is a sample usage to get the individual library functionality API's over I2C.
User can pass arguments either any of the ways "./apml_tool [socket_num] -p" or "./apml_tool [socket_num]

    $ ./apml_tool 0 -p

   | Power (Watts) | 65.029 | | PowerLimit (Watts) | 210.000 |
   | PowerLimitMax (Watts) | 400.000 |
   2. bin# ./apml_tool 1 -setpowerlimit 200000
   Set power_limit :
                   200.000 Watts successfully
  3. $ ./apml_tool 0 --showtsiregisters
   *** SB-TSI REGISTER SUMMARY ***
       FUNCTION [register] | Value [Units]
                       | 49.750 _C
  _CPUTEMP
       CPU_INT [0x1]
                       | 49 _C
       CPU_DEC [0x10]
                       | 0.750 _C
  _STATUS [0x2]
                       | CPU Temp Hi Alert
  _CONFIG [0x3]
       ALERT_L pin
                       | Enabled
        Runstop | Comparison Enabled Atomic Rd order | Integer latches Decimal
       Runstop
```

```
| Enabled
| 32.000 Hz
          ARA response
_TSI_UPDATERATE [0x4]
                                          | 34.000 _C
| 34 _C
| 0.000 _C
| 32.000 _C
_HIGH_THRESHOLD_TEMP
          HIGH_INT [0x7]
HIGH_DEC [0x13]
_LOW_THRESHOLD_TEMP
                                          | 32.000 _C
| 32 _C
| 0.000 _C
| 12.000 _C
| 12 _C
| 0.000 _C
| Enabled
          LOW_INT [0x8]
LOW_DEC [0x14]
_TEMP_OFFSET
          OFF_INT [0x11]
OFF_DEC [0x12]
_TIMEOUT_CONFIG [0x22]
_THRESHOLD_SAMPLE [0x32]
                                          | 1
| Enabled
| 0
_TSI_ALERT_CONFIG [0xbf]
_TSI_MANUFACTURE_ID [0xfe]
                                           | 0x4
_TSI_REVISION [0xff]
```

"

Advanced Platform Management Link (APML)	Library

6

Chapter 2

Module Index

2.1 Modules

Here is a list of all modules:

Auxiliary functions	3
SB-RMI Mailbox Service	5
Power Monitor	6
Power Control	8
Performance (Boost limit) Monitor	9
Out-of-band Performance (Boost limit) Control	21
Current, Min, Max TDP	23
Prochot	25
Dram and other features Query	27
ısing CPUID Register Access	31
BB_RMI Read Processor Register Access	35
SB-RMI CPUID Register Access	36
SB-RMI Register Read Byte Protocol	10
SBTSI Register Read Byte Protocol	12

8 Module Index

Chapter 3

Data Structure Index

3.1 Data Structures

Here are the data structures with brief descriptions:

dimm_power	
DIMM power(mW), update rate(ms) and dimm address	59
dimm_thermal	
DIMM thermal sensor (degree C), update rate and dimm address	59
dpm_level	
Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1	60
lclk_dpm_level_range	
Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level	60
link_id_bw_type	
APML LINK ID and Bandwidth type Information.lt contains APML LINK ID Encoding. Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW)	61
max_ddr_bw	
Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in G← Bps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage	61
mca_bank	
MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset	62
nbio_err_log	
NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data	62
pci_address	
PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function	63
processor_info	
Read Proccessor Info	64
pstate_freq	
DF P-state frequency. It includes mem clock (16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data)	64
temp_refresh_rate	
DIMM temperature range and refresh rate, temperature update flag	65

10 Data Structure Index

Chapter 4

File Index

4.1 File List

Here is a list of all documented files with brief descriptions:

apml.h	6
apml_err.h	70
esmi_cpuid_msr.h	72
esmi_mailbox.h	74
esmi_rmi.h	93
esmi tsi.h	94

12 File Index

Chapter 5

Module Documentation

5.1 Auxiliary functions

Functions

```
    oob_status_t errno_to_oob_status (int err)
        convert linux error to esmi error.
    char * esmi_get_err_msg (oob_status_t oob_err)
```

Get the error string message for esmi oob errors.

5.1.1 Detailed Description

Below functions provide interfaces to get the total number of cores, sockets and threads per core in the system.

5.1.2 Function Documentation

5.1.2.1 errno_to_oob_status()

convert linux error to esmi error.

Get the appropriate esmi error for linux error.

Parameters

in err a linux error number	in
-----------------------------	----

Return values

<i>oob_</i> ←	is returned upon particular esmi error	
status_t		

5.1.2.2 esmi_get_err_msg()

Get the error string message for esmi oob errors.

Get the error message for the esmi oob error numbers

Parameters

ir	L	oob_err	is a esmi oob error number
----	---	---------	----------------------------

char*	value returned upon successful call.
-------	--------------------------------------

5.2 SB-RMI Mailbox Service 15

5.2 SB-RMI Mailbox Service

Modules

- Power Monitor
- Power Control
- Performance (Boost limit) Monitor
- Out-of-band Performance (Boost limit) Control
- Current, Min, Max TDP
- Prochot
- Dram and other features Query

5.2.1 Detailed Description

write, 'write and read' operations for a given socket.

5.3 Power Monitor

Functions

```
    oob_status_t read_socket_power (uint8_t soc_num, uint32_t *buffer)
    Get the power consumption of the socket.
```

• oob_status_t read_socket_power_limit (uint8_t soc_num, uint32_t *buffer)

Get the current power cap/limit value for a given socket.

• oob_status_t read_max_socket_power_limit (uint8_t soc_num, uint32_t *buffer)

Get the maximum value that can be assigned as a power cap/limit for a given socket.

5.3.1 Detailed Description

Below functions provide interfaces to get the current power usage and Power Limits for a given socket.

5.3.2 Function Documentation

5.3.2.1 read_socket_power()

Get the power consumption of the socket.

Given socket number and a pointer to a uint32_t buffer, this function will get the current power consumption (in watts) to the uint32_t pointed to by buffer.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t value of power consumption

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.3.2.2 read_socket_power_limit()

5.3 Power Monitor

Get the current power cap/limit value for a given socket.

This function will return the valid power cap buffer for a given socket, this value will be used for the system to limit the power.

Parameters

i	.n	soc_num	Socket index.
i	n,out	buffer	a pointer to a uint32_t that indicates the valid possible power cap/limit, in watts

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.3.2.3 read_max_socket_power_limit()

Get the maximum value that can be assigned as a power cap/limit for a given socket.

This function will return the maximum possible valid power cap/limit

Parameters

in	soc_num	Socket index.
out	buffer	a pointer to a uint32_t that indicates the maximum possible power cap/limit, in watts

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.4 Power Control

Functions

• oob_status_t write_socket_power_limit (uint8_t soc_num, uint32_t limit)

Set the power cap/limit value for a given socket.

5.4.1 Detailed Description

This function provides a way to control Power Limit.

5.4.2 Function Documentation

5.4.2.1 write_socket_power_limit()

Set the power cap/limit value for a given socket.

This function will set the power cap/limit

Parameters

in	soc_num	Socket index.
in	limit	uint32_t that indicates the desired power cap/limit, in milliwatts

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.5 Performance (Boost limit) Monitor

Functions

- oob_status_t read_esb_boost_limit (uint8_t soc_num, uint32_t value, uint32_t *buffer)

 Get the Out-of-band boostlimit value for a given core.
- oob_status_t read_bios_boost_fmax (uint8_t soc_num, uint32_t value, uint32_t *buffer)

 Get the In-band maximum boostlimit value for a given core.

5.5.1 Detailed Description

This function provides the current boostlimit value for a given core.

5.5.2 Function Documentation

5.5.2.1 read_esb_boost_limit()

Get the Out-of-band boostlimit value for a given core.

This function will return the core's current Out-of-band boost limit buffer for a particular value

Parameters

in	soc_num	Socket index.
in	value	a cpu index
in,out	buffer	pointer to a uint32_t that indicates the possible boost limit value

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.5.2.2 read_bios_boost_fmax()

```
uint32_t value,
uint32_t * buffer )
```

Get the In-band maximum boostlimit value for a given core.

This function will return the core's current maximum In-band boost limit buffer for a particular value is cpu_ind

Parameters

in	soc_num	Socket index.
in	value	is a cpu index
in,out	buffer	a pointer to a uint32_t that indicates the maximum boost limit value set via In-band

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.6 Out-of-band Performance (Boost limit) Control

Functions

- oob_status_t write_esb_boost_limit (uint8_t soc_num, uint32_t cpu_ind, uint32_t limit)

 Set the Out-of-band boostlimit value for a given core.
- oob_status_t write_esb_boost_limit_allcores (uint8_t soc_num, uint32_t limit)

 Set the boostlimit value for the whole socket (whole system).

5.6.1 Detailed Description

Below functions provide ways to control the Out-of-band Boost limit values.

5.6.2 Function Documentation

5.6.2.1 write_esb_boost_limit()

Set the Out-of-band boostlimit value for a given core.

This function will set the boostlimit to the provided value limit for a given cpu. NOTE: Currently the limit is setting for all the cores instead of a particular cpu. Testing in Progress.

Parameters

in	soc_num	Socket index.
in	cpu_ind	a cpu index is a given core to set the boostlimit
in	limit	a uint32_t that indicates the desired Out-of-band boostlimit value of a given core

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.6.2.2 write_esb_boost_limit_allcores()

Set the boostlimit value for the whole socket (whole system).

This function will set the boostlimit to the provided value $\verb|boostlim| it for the socket|.$

Parameters

in	soc_num	Socket index.
in	limit	a uint32_t that indicates the desired boostlimit value of the socket

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.7 Current, Min, Max TDP

Functions

• oob_status_t read_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Thermal Design Power limit TDP of the socket with provided socket index.

• oob_status_t read_max_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

oob_status_t read_min_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Minimum Thermal Design Power limit TDP of the socket.

5.7.1 Detailed Description

Below functions provide interfaces to get the current, Min and Max TDP, Prochot and Prochot Residency for a given socket.

5.7.2 Function Documentation

5.7.2.1 read_tdp()

Get the Thermal Design Power limit TDP of the socket with provided socket index.

Given a socket and a pointer to a uint32_t buffer, this function will get the current TDP (in milliwatts)

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Current TDP value will be copied

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.7.2.2 read_max_tdp()

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

Given a socket and a pointer, this function will get the Maximum TDP (watts)

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Maximum TDP value will be copied

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.7.2.3 read_min_tdp()

Get the Minimum Thermal Design Power limit TDP of the socket.

Given a socket and a pointer to a uint32_t, this function will get the Minimum TDP (watts)

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Minimum TDP value will be copied

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.8 Prochot 25

5.8 Prochot

Functions

• oob_status_t read_prochot_status (uint8_t soc_num, uint32_t *buffer)

Get the Prochot Status of the socket with provided socket index.

• oob_status_t read_prochot_residency (uint8_t soc_num, float *buffer)

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

5.8.1 Detailed Description

Below functions provide interfaces to get Prochot and Prochot Residency for a given socket.

5.8.2 Function Documentation

5.8.2.1 read_prochot_status()

Get the Prochot Status of the socket with provided socket index.

Given a socket and a pointer to a uint32_t, this function will get the Prochot status as active/1 or inactive/0

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Prochot status will be copied

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.8.2.2 read_prochot_residency()

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

Given a socket and a pointer to a uint32_t, this function will get the Prochot residency as a percentage

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to float to which the Prochot residency will be copied

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9 Dram and other features Query

Functions

• oob status t read dram throttle (uint8 t soc num, uint32 t *buffer)

Read Dram Throttle will always read the lowest percentage value.

• oob status t write dram throttle (uint8 t soc num, uint32 t limit)

Set Dram Throttle value in terms of percentage.

• oob_status_t read_nbio_error_logging_register (uint8_t soc_num, struct nbio_err_log nbio, uint32_t *buffer)

Read NBIO Error Logging Register.

• oob_status_t read_iod_bist (uint8_t soc_num, uint32_t *buffer)

Read IOD Bist status.

oob_status_t read_ccd_bist_result (uint8_t soc_num, uint32_t input, uint32_t *buffer)

Read CCD Bist status. Results are read for each CCD present in the system.

oob_status_t read_ccx_bist_result (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

oob_status_t read_ddr_bandwidth (uint8_t soc_num, struct max_ddr_bw *max_ddr)

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum.

5.9.1 Detailed Description

5.9.2 Function Documentation

5.9.2.1 read_dram_throttle()

Read Dram Throttle will always read the lowest percentage value.

This function will read dram throttle.

Parameters

in	soc_num	Socket index.
out	buffer	is to read the dram throttle in % (0 - 100).

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9.2.2 write_dram_throttle()

Set Dram Throttle value in terms of percentage.

This function will set the dram throttle of the provided value limit for the given socket.

Parameters

in	soc_num	Socket index.	
in	limit	that indicates the desired limit as per SSP PPR write can be between 0 to 80% to for a given	
		socket	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9.2.3 read_nbio_error_logging_register()

Read NBIO Error Logging Register.

Given a socket, quadrant and register offset as input, this function will read NBIOErrorLoggingRegister.

Parameters

in	soc_num	Socket index.
in	nbio	nbio_err_log Struct containing nbio quadrant and offset.
out	buffer	is to read NBIOErrorLoggingRegiter(register value).

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9.2.4 read_iod_bist()

```
oob_status_t read_iod_bist (
```

```
uint8_t soc_num,
uint32_t * buffer )
```

Read IOD Bist status.

This function will read IOD Bist result for the given socket.

Parameters

in	soc_num	Socket index.
out	buffer	is to read IODBistResult 0 = Bist pass, 1 = Bist fail

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9.2.5 read_ccd_bist_result()

Read CCD Bist status. Results are read for each CCD present in the system.

Given a socket bus number and address, Logical CCD instance number as input, this function will read CCD \leftarrow BistResult.

Parameters

in	soc_num	Socket index.
in	input	is a Logical CCD instance number.
out	buffer	is to read CCDBistResult 0 = Bist pass, 1 = Bist fail

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9.2.6 read_ccx_bist_result()

```
uint32_t value,
uint32_t * buffer )
```

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

Given a socket bus number, address, Logical CCX instance number as input, this function will read CCXBist← Result.

Parameters

in	soc_num	Socket index.
in	value	is a Logical CCX instance number.
out	buffer	is to read CCXBistResult (L3pass, Core[n:0]Pass)

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.9.2.7 read_ddr_bandwidth()

```
cob_status_t read_ddr_bandwidth (
          uint8_t soc_num,
          struct max_ddr_bw * max_ddr )
```

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum.

Parameters

in	soc_num	Socket index.	
out	max_ddr	max_ddr_bw struct containing max bandwidth, utilized bandwidth and utilized bandwidth	
		percentage.	

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.10 using CPUID Register Access

Functions

- oob_status_t esmi_get_vendor_id (uint8_t soc_num, char *vendor_id)
 - Get the number of logical cores per socket.
- oob_status_t esmi_get_processor_info (uint8_t soc_num, struct processor_info *proc_info)

 Get the number of logical cores per socket.
- oob_status_t esmi_get_logical_cores_per_socket (uint8_t soc_num, uint32_t *logical_cores_per_socket)

 Get the number of logical cores per socket.
- oob_status_t esmi_get_threads_per_socket (uint8_t soc_num, uint32_t *threads_per_socket)

 Get the number of threads per socket.
- oob_status_t esmi_get_threads_per_core (uint8_t soc_num, uint32_t *threads_per_core)

 Get number of threads per core.

5.10.1 Detailed Description

Below function provide interface to read the processor info using CPUID register. output from commmand will be written into the buffer.

5.10.2 Function Documentation

5.10.2.1 esmi_get_vendor_id()

Get the number of logical cores per socket.

Get the processor vendor

Parameters

in	soc_num	Socket index.
out	vendor⊷	to get the processor vendor, 12 byte RO value
	_id	

uint32⇔	is returned upon successful call.
t	

5.10.2.2 esmi_get_processor_info()

Get the number of logical cores per socket.

Get the effective family, model and step_id of the processor.

Parameters

in	soc_num	Socket index.
out	proc_info	to get family, model & stepping identifier

Return values

uint32⇔	is returned upon successful call.
_t	

5.10.2.3 esmi_get_logical_cores_per_socket()

Get the number of logical cores per socket.

Get the total number of logical cores in a socket.

Parameters

in	soc_num	Socket index.
in,out	logical_cores_per_socket	is returned

Return values

```
logical_cores_per_socket is returned upon successful call.
```

5.10.2.4 esmi_get_threads_per_socket()

Get the number of threads per socket.

Get the total number of threads in a socket.

Parameters

in	soc_num	Socket index.
in,out	threads_per_socket	is returned

Return values

threads_per_socket	is returned upon successful call.
--------------------	-----------------------------------

5.10.2.5 esmi_get_threads_per_core()

Get number of threads per core.

Get the number of threads per core.

Parameters

in	soc_num	Socket index.
in,out	threads_per_core	is returned

threads_per_core	is returned upon successful call.
------------------	-----------------------------------

5.11 SB_RMI Read Processor Register Access

Functions

• oob_status_t esmi_oob_read_msr (uint8_t soc_num, uint32_t thread, uint32_t msraddr, uint64_t *buffer)

Read the MCA MSR register for a given thread.

5.11.1 Detailed Description

Below function provide interface to read the SB-RMI MCA MSR register. output from MCA MSR commmand will be written into the buffer.

5.11.2 Function Documentation

5.11.2.1 esmi_oob_read_msr()

Read the MCA MSR register for a given thread.

Given a thread and SB-RMI register command, this function reads msr value.

Parameters

in	soc_num	Socket index.	
in	thread	is a particular thread in the system.	
in	msraddr	MCA MSR register to read	
out	buffer	is to hold the return output of msr value.	

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.12 SB-RMI CPUID Register Access

Functions

oob_status_t esmi_oob_cpuid (uint8_t soc_num, uint32_t thread, uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)

Read CPUID functionality for a particular thread in a system.

• oob_status_t esmi_oob_cpuid_eax (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *eax)

Read eax register on CPUID functionality.

oob_status_t esmi_oob_cpuid_ebx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ebx)

Read ebx register on CPUID functionality.

• oob_status_t esmi_oob_cpuid_ecx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ecx)

Read ecx register on CPUID functionality.

oob_status_t esmi_oob_cpuid_edx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_eax, uint32_t *edx)

Read edx register on CPUID functionality.

5.12.1 Detailed Description

Below function provide interface to get the CPUID access via the SBRMI.

Output from CPUID commmand will be written into registers eax, ebx, ecx and edx.

5.12.2 Function Documentation

5.12.2.1 esmi_oob_cpuid()

```
oob_status_t esmi_oob_cpuid (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t * eax,
    uint32_t * ebx,
    uint32_t * ecx,
    uint32_t * edx )
```

Read CPUID functionality for a particular thread in a system.

Given a thread, eax as function input and ecx as extended function input. this function will get the cpuid details for a particular thread in a pointer to eax, ebx, ecx, edx

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in,out	eax	a pointer uint32_t to get eax value
out	ebx	a pointer uint32_t to get ebx value
in,out	ecx	a pointer uint32_t to get ecx value
out	edx	a pointer uint32_t to get edx value

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.12.2.2 esmi_oob_cpuid_eax()

```
oob_status_t esmi_oob_cpuid_eax (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * eax )
```

Read eax register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at eax.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	eax	is to read eax from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.12.2.3 esmi_oob_cpuid_ebx()

```
oob_status_t esmi_oob_cpuid_ebx (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * ebx )
```

Read ebx register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at ebx.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	ebx	is to read ebx from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.12.2.4 esmi_oob_cpuid_ecx()

Read ecx register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at ecx.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	ecx	is to read ecx from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.12.2.5 esmi_oob_cpuid_edx()

```
uint32_t thread,
uint32_t fn_eax,
uint32_t fn_ecx,
uint32_t * edx )
```

Read edx register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at edx.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	edx	is to read edx from cpuid functionality.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13 SB-RMI Register Read Byte Protocol

Functions

• oob_status_t read_sbrmi_revision (uint8_t soc_num, uint8_t *buffer)

Read one byte from a given SB_RMI register number provided socket index and buffer to get the read data for a particular SB-RMI command register.

oob status t read sbrmi control (uint8 t soc num, uint8 t *buffer)

Read Control byte from SB_RMI register command.

oob_status_t read_sbrmi_status (uint8_t soc_num, uint8_t *buffer)

Read one byte of Status value from SB RMI register command.

• oob status t read sbrmi readsize (uint8 t soc num, uint8 t *buffer)

This register specifies the number of bytes to return when using the block read protocol to read SBRMI_x[4F:10].

• oob status t read sbrmi threadenablestatus (uint8 t soc num, uint8 t *buffer)

Read one byte of Thread Status from SB_RMI register command.

oob status t read sbrmi multithreadenablestatus (uint8 t soc num, uint8 t *buffer)

Read one byte of Thread Status from SB_RMI register command.

oob_status_t read_sbrmi_swinterrupt (uint8_t soc_num, uint8_t *buffer)

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available..

oob_status_t read_sbrmi_threadnumber (uint8_t soc_num, uint8_t *buffer)

This register indicates the maximum number of threads present.

oob_status_t read_sbrmi_mp0_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the message running on the MP0.

oob_status_t read_sbrmi_alert_status (uint8_t soc_num, uint8_t *buffer)

This register will read the alert status.

oob status t read sbrmi alert mask (uint8 t soc num, uint8 t *buffer)

This register will read the alert mask.

• oob_status_t read_sbrmi_inbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the inbound message.

oob_status_t read_sbrmi_outbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the outbound message.

oob_status_t read_sbrmi_threadnumberlow (uint8_t soc_num, uint8_t *buffer)

This register indicates the low part of maximum number of threads.

oob_status_t read_sbrmi_threadnumberhi (uint8_t soc_num, uint8_t *buffer)

This register indicates the upper part of maximum number of threads.

oob status t read sbrmi thread cs (uint8 t soc num, uint8 t *buffer)

This register is used to read the thread cs.

• oob_status_t read_sbrmi_ras_status (uint8_t soc_num, uint8_t *buffer)

This register will read the ras status.

5.13.1 Detailed Description

The SB-RMI registers can be read or written from the SMBus interface using the SMBus defined PEC-optional Read Byte and Write Byte protocols with the SB-RMI register number in the command byte.

5.13.2 Function Documentation

5.13.2.1 read_sbrmi_revision()

Read one byte from a given SB_RMI register number provided socket index and buffer to get the read data for a particular SB-RMI command register.

Given a socket index $socket_ind$ and a pointer to hold the output at uint8_t buffer, this function will get the value from a particular command of SB_RMI register.

Parameters

in	soc_num	Socket uindex.
in,out	buffer	a pointer to a uint8_t that indicates value to hold

OOB_SUCCESS	is returned upon successful call.	
None-zero	is returned upon failure. This value specifies the APML specification revision that the	
	product is compliant to. 0x10 = 1.0x Revision.	

5.14 SBTSI Register Read Byte Protocol

Functions

• oob status t read sbtsi cpuinttemp (uint8 t soc num, uint8 t *buffer)

Read one byte from a given SB_TSI register with provided socket index and buffer to get the read data of a given command.

• oob status t read sbtsi status (uint8 t soc num, uint8 t *buffer)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

oob_status_t read_sbtsi_config (uint8_t soc_num, uint8_t *buffer)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr.

oob_status_t read_sbtsi_updaterate (uint8_t soc_num, float *buffer)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred.

oob_status_t write_sbtsi_updaterate (uint8_t soc_num, float uprate)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred.

oob_status_t read_sbtsi_hitempint (uint8_t soc_num, uint8_t *buffer)

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

oob status t read sbtsi lotempint (uint8 t soc num, uint8 t *buffer)

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

oob_status_t read_sbtsi_configwrite (uint8_t soc_num, uint8_t *buffer)

This register provides write access to SBTSI::Config.

oob_status_t read_sbtsi_cputempdecimal (uint8_t soc_num, float *buffer)

The value returns the decimal portion of the CPU temperature.

• oob_status_t read_sbtsi_cputempoffint (uint8_t soc_num, uint8_t *temp_int)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset.

oob_status_t read_sbtsi_cputempoffdec (uint8_t soc_num, float *temp_dec)

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature.

• oob_status_t read_sbtsi_hitempdecimal (uint8_t soc_num, float *temp_dec)

This value specifies the decimal portion of the high temperature threshold.

oob_status_t read_sbtsi_lotempdecimal (uint8_t soc_num, float *temp_dec)

value specifies the decimal portion of the low temperature threshold.

• oob status t read sbtsi timeoutconfig (uint8 t soc num, uint8 t *timeout)

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

• oob_status_t read_sbtsi_alertthreshold (uint8_t soc_num, uint8_t *samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set.

oob status t read sbtsi alertconfig (uint8 t soc num, uint8 t *mode)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

oob status t read sbtsi manufid (uint8 t soc num, uint8 t *man id)

Returns the AMD manufacture ID.

oob_status_t read_sbtsi_revision (uint8_t soc_num, uint8_t *rivision)

Specifies the SBI temperature sensor interface revision.

oob_status_t sbtsi_get_cputemp (uint8_t soc_num, float *cpu_temp)

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature.

oob status t sbtsi get temp status (uint8 t soc num, uint8 t *loalert, uint8 t *hialert)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

oob_status_t sbtsi_get_config (uint8_t soc_num, uint8_t *al_mask, uint8_t *run_stop, uint8_t *read_ord, uint8 t *ara)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr.

oob_status_t sbtsi_set_configwr (uint8_t soc_num, uint8_t mode, uint8_t config_mask)

The bits in this register are defined sbtsi_config_write and can be written by writing to the corresponding bits in SBTSI::ConfigWr.

oob_status_t sbtsi_get_timeout (uint8_t soc_num, uint8_t *timeout_en)

To verify if timeout support enabled or disabled.

oob status t sbtsi set timeout config (uint8 t soc num, uint8 t mode)

To enable/disable timeout support.

oob_status_t sbtsi_set_hitemp_threshold (uint8_t soc_num, float hitemp_thr)

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

oob_status_t sbtsi_set_lotemp_threshold (uint8_t soc_num, float lotemp_thr)

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

oob_status_t sbtsi_get_hitemp_threshold (uint8_t soc_num, float *hitemp_thr)

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

• oob_status_t sbtsi_get_lotemp_threshold (uint8_t soc_num, float *lotemp_thr)

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

oob_status_t read_sbtsi_cputempoffset (uint8_t soc_num, float *temp_offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset.

oob_status_t write_sbtsi_cputempoffset (uint8_t soc_num, float temp_offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset.

oob_status_t sbtsi_set_alert_threshold (uint8_t soc_num, uint8_t samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set.

• oob_status_t sbtsi_set_alert_config (uint8_t soc_num, uint8_t mode)

Alert comparator mode enable.

5.14.1 Detailed Description

Below functions provide interface to read one byte from the SB-TSI register and output is from a given SB_TSI register command.

5.14.2 Function Documentation

5.14.2.1 read_sbtsi_cpuinttemp()

Read one byte from a given SB_TSI register with provided socket index and buffer to get the read data of a given command.

Given a socket index <code>socket_ind</code> and a pointer to hold the output at uint8_t <code>buffer</code>, this function will get the value from a particular command of SB_TSI register.

Parameters

in,out	buffer	a pointer to a int8_t that indicates value to hold
--------	--------	--

Return values

OOB_SUCCESS	is returned upon successful call.	
None-zero	is returned upon failure. integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(SBTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempDec combine to return the CPU temperature.	

This field returns the integer portion of the CPU temperature

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.2 read_sbtsi_status()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.3 read_sbtsi_config()

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.4 read_sbtsi_updaterate()

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred.

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.5 write_sbtsi_updaterate()

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred.

Parameters

in	soc_num	Socket index.
in	uprate	value to write in raw format

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.6 read_sbtsi_hitempint()

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the integer part of high cpu temp

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.7 read_sbtsi_lotempint()

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the integer part of low cpu temp

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.8 read_sbtsi_configwrite()

This register provides write access to SBTSI::Config.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the configuraion

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.9 read_sbtsi_cputempdecimal()

The value returns the decimal portion of the CPU temperature.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature decimal

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.10 read_sbtsi_cputempoffint()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset.

Parameters

in	soc_num	Socket index.
in,out	temp_int	a pointer to hold the cpu offset interger

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.11 read_sbtsi_cputempoffdec()

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature.

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the cpu offset decimal

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.12 read_sbtsi_hitempdecimal()

This value specifies the decimal portion of the high temperature threshold.

Parameters

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the decimal part of cpu high temp

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.13 read_sbtsi_lotempdecimal()

value specifies the decimal portion of the low temperature threshold.

Parameters

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the decimal part of cpu low temperature

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.14 read_sbtsi_timeoutconfig()

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

Parameters

in	soc_num	Socket index.
in,out	timeout	a pointer to hold the cpu timeout configuration

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.15 read_sbtsi_alertthreshold()

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set.

Parameters

in	soc_num	Socket index.
in,out	samples	a pointer to hold the cpu temperature alert threshold

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.16 read_sbtsi_alertconfig()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

Parameters

in	soc_num	Socket index.
in,out	mode	a pointer to hold the cpu temperature alert configuration

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.17 read_sbtsi_manufid()

Returns the AMD manufacture ID.

Parameters

in	soc_num	Socket index.
in,out	man_id	a pointer to hold the manufacture id

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.18 read_sbtsi_revision()

Specifies the SBI temperature sensor interface revision.

in	soc_num	Socket index.
in,out	rivision	a pointer to hold the cpu temperature revision

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.19 sbtsi_get_cputemp()

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTemp ← Dec combine to return the CPU temperature.

Parameters

in	soc_num	Socket index.
in,out	cpu_temp	a pointer to get temperature of the CPU

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.20 sbtsi_get_temp_status()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

in	soc_num	Socket index.	
in,out	loalert	1=> CPU temp is less than or equal to low temperature threshold for consecutive	
		samples	
in, out	hialert	1=> CPU temp is greater than or equal to high temperature threshold for consecutive	
		samples	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.21 sbtsi_get_config()

```
oob_status_t sbtsi_get_config (
    uint8_t soc_num,
    uint8_t * al_mask,
    uint8_t * run_stop,
    uint8_t * read_ord,
    uint8_t * ara )
```

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr.

Parameters

in	soc_num	Socket index.	
in,out	al_mask	0=> ALERT_L pin enabled. 1=> ALERT_L pin disabled and does not assert.	
in,out	run_stop	0=> Updates to CpuTempInt and CpuTempDec and alert comparisons are enabled.	
		1=> Updates are disabled and alert comparisons are disabled.	
in,out	read_ord	0=> Reading CpuTempInt causes the satate of CpuTempDec to be latched. 1=>	
		Reading CpuTempInt causes the satate of CpuTempDec to be latched.	
in,out	ara	1=> ARA response disabled.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.22 sbtsi_set_configwr()

The bits in this register are defined sbtsi_config_write and can be written by writing to the corresponding bits in SBTSI::ConfigWr.

NOTE: Currently testing is not done for this API.

in soc_num		Socket index.
in mode		value to update 0 or 1
Generated by Doxygen in config_mask		which bit need to update

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.23 sbtsi_get_timeout()

To verify if timeout support enabled or disabled.

Parameters

in	soc_num	Socket index.
in,out	timeout_en	0=>SMBus defined timeout support disabled.

1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.24 sbtsi_set_timeout_config()

To enable/disable timeout support.

Parameters

in	soc_num	Socket index.
in	mode	0=>SMBus defined timeout support disabled.

1=>SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.25 sbtsi_set_hitemp_threshold()

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

Parameters

in	soc_num	Socket index.
in	hitemp_thr	Specifies the high temperature threshold

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.26 sbtsi_set_lotemp_threshold()

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

Parameters

in	soc_num	Socket index.
in	lotemp_thr	Specifies the low temperature threshold

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.27 sbtsi_get_hitemp_threshold()

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

Parameters

in	soc_num	Socket index.
in	hitemp_thr	Specifies the high temperature threshold

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.28 sbtsi_get_lotemp_threshold()

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

Parameters

in	soc_num	Socket index.
in,out	lotemp_thr	Get the low temperature threshold

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.29 read_sbtsi_cputempoffset()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset.

Parameters

in	soc_num	Socket index.
in,out	temp_offset	to get the offset value for temperature

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.30 write_sbtsi_cputempoffset()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset.

Parameters

in	soc_num	Socket index.
in	temp_offset	to set the offset value for temperature

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.31 sbtsi_set_alert_threshold()

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set.

in	soc_num	Socket index.
in	samples	Number of samples 0h: 1 sample 6h-1h: (value + 1) sample 7h: 8 sample

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.32 sbtsi_set_alert_config()

Alert comparator mode enable.

Parameters

in	soc_num	Socket index.
in	mode	0=> SBTSI::Status[TempHighAlert] & SBTSI::Status[TempLowAlert] are read-clear. 1=> SBTSI::Status[TempHighAlert] & SBTSI::Status[TempLowAlert] are read-only. ARA response disabled.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

Chapter 6

Data Structure Documentation

6.1 dimm_power Struct Reference

DIMM power(mW), update rate(ms) and dimm address.

```
#include <esmi_mailbox.h>
```

Data Fields

uint16_t power: 15

Dimm power consumption.

• uint16_t update_rate: 9

update rate in ms

• uint8_t dimm_addr

Dimm address.

6.1.1 Detailed Description

DIMM power(mW), update rate(ms) and dimm address.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.2 dimm_thermal Struct Reference

DIMM thermal sensor (degree C), update rate and dimm address.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint16_t sensor: 11
        Dimm thermal sensor.

    uint16_t update_rate: 9
        update rate in ms

    uint8_t dimm_addr
    Dimm address.
```

6.2.1 Detailed Description

DIMM thermal sensor (degree C), update rate and dimm address.

The documentation for this struct was generated from the following file:

· esmi mailbox.h

6.3 dpm_level Struct Reference

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t max_dpm_level
        Max LCLK DPM level [0 - 1].
    uint8_t min_dpm_level
        Min LCLK DPM level [0 - 1].
```

6.3.1 Detailed Description

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

The documentation for this struct was generated from the following file:

esmi_mailbox.h

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level.

```
#include <esmi_mailbox.h>
```

Data Fields

- uint8_t nbio_id
 NBIOD id (8 bit data [0 3])
- struct dpm_level dpm

struct with max dpm, min dpm levels

6.4.1 Detailed Description

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level.

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.5 link_id_bw_type Struct Reference

APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW).

```
#include <esmi_mailbox.h>
```

Data Fields

- apml_io_bw_encoding bw_type
 Bandwidth Type Information [1, 2, 4].
- apml_link_id_encoding link_id
 Link ID [1,2,4,8,16,32,64,128].

6.5.1 Detailed Description

APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW).

The documentation for this struct was generated from the following file:

· esmi mailbox.h

6.6 max ddr bw Struct Reference

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint16_t max_bw: 12
        Max Bandwidth (12 bit data)
    uint16_t utilized_bw: 12
        Utilized Bandwidth (12 bit data)
    uint8_t utilized_pct
        Utilized Bandwidth percentage.
```

6.6.1 Detailed Description

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.7 mca bank Struct Reference

MCA bank information.It contains 16 bit Index for MCA Bank and 16 bit offset.

```
#include <esmi mailbox.h>
```

Data Fields

uint16_t offset
 Offset with in MCA Bank.
 uint16_t index

Index of MCA Bank.

6.7.1 Detailed Description

MCA bank information.It contains 16 bit Index for MCA Bank and 16 bit offset.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.8 nbio_err_log Struct Reference

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t quadrant
        < NBIO quadrant data</li>
    uint32_t offset: 24
        < NBIO register offset (24 bit data)</li>
```

6.8.1 Detailed Description

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.9 pci_address Struct Reference

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

```
#include <esmi_mailbox.h>
```

Data Fields

```
uint8_t func: 3
function (3 bit data)
uint8_t device: 5
device info (5 bit data)
uint8_t bus
bus (8 bit data)
uint16_t offset: 12
offset address (12 bit data)
uint8_t segment: 4
segment (4 bit data)
```

6.9.1 Detailed Description

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

The documentation for this struct was generated from the following file:

esmi_mailbox.h

6.10 processor_info Struct Reference

Read Proccessor Info.

```
#include <esmi_cpuid_msr.h>
```

Data Fields

· uint32 t family

Processor Family in hexa.

· uint32_t model

Processor Model in hexa.

· uint32_t step_id

Stepping Identifier in hexa.

6.10.1 Detailed Description

Read Proccessor Info.

The documentation for this struct was generated from the following file:

• esmi_cpuid_msr.h

6.11 pstate_freq Struct Reference

DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

```
#include <esmi_mailbox.h>
```

Data Fields

uint16_t mem_clk

DRAM Memory clock Frequency (MHz)(12 bit)

uint16_t fclk: 12

Data fabric clock (MHz)(12 bit data)

• uint8_t uclk: 1

UMC clock divider (1 bit data)

6.11.1 Detailed Description

DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

The documentation for this struct was generated from the following file:

esmi_mailbox.h

6.12 temp_refresh_rate Struct Reference

DIMM temperature range and refresh rate, temperature update flag.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t range: 3
        temp refresh rate (3 bit data)
    uint8_t ref_rate: 1
        temp update flag (1 bit data)
```

6.12.1 Detailed Description

DIMM temperature range and refresh rate, temperature update flag.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

Chapter 7

File Documentation

7.1 apml.h File Reference

```
#include <stdbool.h>
#include <linux/amd-apml.h>
#include "apml_err.h"
```

Macros

- #define SBRMI "sbrmi"
- #define SBTSI "sbtsi"

Enumerations

- enum sbrmi_outbnd_msg {
 SBRMI_OUTBNDMSG0 = 0x30, SBRMI_OUTBNDMSG1, SBRMI_OUTBNDMSG2, SBRMI_OUTBNDM
 SG3.
 - SBRMI_OUTBNDMSG4, SBRMI_OUTBNDMSG5, SBRMI_OUTBNDMSG6, SBRMI_OUTBNDMSG7 }
- enum sbrmi_inbnd_msg {
 SBRMI_INBNDMSG0 = 0x38, SBRMI_INBNDMSG1, SBRMI_INBNDMSG2, SBRMI_INBNDMSG3, SBRMI_INBNDMSG4, SBRMI_INBNDMSG5, SBRMI_INBNDMSG7 }

Functions

- oob_status_t esmi_oob_read_byte (uint8_t soc_num, uint8_t reg_offset, char *file_name, uint8_t *buffer)

 Reads data for the given register.
- oob_status_t esmi_oob_write_byte (uint8_t soc_num, uint8_t reg_offset, char *file_name, uint8_t value)

 Writes data to the specified register.
- oob_status_t esmi_oob_read_mailbox (uint8_t soc_num, uint32_t cmd, uint32_t input, uint32_t *buffer)

 Reads mailbox command data.
- oob_status_t esmi_oob_write_mailbox (uint8_t soc_num, uint32_t cmd, uint32_t data)

 Writes data to the given mailbox command.
- oob_status_t sbrmi_xfer_msg (uint8_t soc_num, char *file_name, struct apml_message *msg)

 Writes data to device file.

7.1.1 Detailed Description

Main header file for the APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.1.2 Function Documentation

7.1.2.1 esmi_oob_read_byte()

```
oob_status_t esmi_oob_read_byte (
    uint8_t soc_num,
    uint8_t reg_offset,
    char * file_name,
    uint8_t * buffer )
```

Reads data for the given register.

This function will read the data for the given register.

Parameters

in	soc_num	Socket index.
in	reg_offset	Register offset.
in	reg_offset	Register offset for RMI/TSI I/F.
in	file_name	Character device file name for RMI/TSI I/F.
out	buffer	output value for the register.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.1.2.2 esmi_oob_write_byte()

Writes data to the specified register.

This function will write the data to the specified register.

Parameters

in	soc_num	Socket index.
in	file_name	Character device file name for RMI/TSI I/F.
in	reg_offset	Register offset for RMI/TSI I/F.
in	value	data to write to the register.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.1.2.3 esmi_oob_read_mailbox()

Reads mailbox command data.

This function will read mailbox command data.

Parameters

in	soc_num	Socket index.
in	cmd	mailbox command.
in	input	data.
out	buffer	output data for the given mailbox command.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.1.2.4 esmi_oob_write_mailbox()

Writes data to the given mailbox command.

This function will writes data to mailbox command.

Parameters

in	soc_num	Socket index.
in	cmd	mailbox command.
in	data	input data.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.1.2.5 sbrmi_xfer_msg()

Writes data to device file.

This function will write data to character device file, through ioctl.

Parameters

in	soc_num	Socket index.
in	file_name	Character device file name for RMI/TSI I/F
in	msg	struct apml_message which contains information about the protocol, input/output data etc.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.2 apml_err.h File Reference

Macros

- #define OOB_CPUID_MSR_ERR_BASE 0x800 CPUID MSR FW error code.
- #define OOB_MAILBOX_ERR_BASE 0x900

MAILBOX FW error code.

Enumerations

enum oob_status_t {
 OOB_SUCCESS = 0, OOB_NOT_FOUND, OOB_PERMISSION, OOB_NOT_SUPPORTED,
 OOB_FILE_ERROR, OOB_INTERRUPTED, OOB_UNEXPECTED_SIZE, OOB_UNKNOWN_ERROR,
 OOB_ARG_PTR_NULL, OOB_NO_MEMORY, OOB_NOT_INITIALIZED, OOB_TRY_AGAIN,
 OOB_INVALID_INPUT, OOB_CMD_TIMEOUT, OOB_INVALID_MSGSIZE, OOB_CPUID_MSR_ERR_ST ←
 ART,
 OOB_CPUID_MSR_CMD_TIMEOUT, OOB_CPUID_MSR_CMD_WARM_RESET, OOB_CPUID_MSR_C ←
 MD_UNKNOWN_FMT, OOB_CPUID_MSR_CMD_INVAL_RD_LEN,
 OOB_CPUID_MSR_CMD_EXCESS_DATA_LEN, OOB_CPUID_MSR_CMD_INVAL_THREAD, OOB_CP ←
 UID_MSR_CMD_UNSUPP, OOB_CPUID_MSR_CMD_ABORTED,
 OOB_CPUID_MSR_ERR_END, OOB_MAILBOX_ERR_START, OOB_MAILBOX_CMD_ABORTED, OO ←
 B_MAILBOX_CMD_UNKNOWN,
 OOB_MAILBOX_CMD_INVAL_CORE, OOB_MAILBOX_ERR_END }

Functions

- oob_status_t errno_to_oob_status (int err)
 - convert linux error to esmi error.
- char * esmi_get_err_msg (oob_status_t oob_err)

Error codes retured by APML ERR functions.

Get the error string message for esmi oob errors.

7.2.1 Detailed Description

Header file for the APML library error/return codes.

This header file has error/return codes for the API.

7.2.2 Enumeration Type Documentation

7.2.2.1 oob_status_t

enum oob_status_t

Error codes retured by APML_ERR functions.

Enumerator

OOB_SUCCESS	Operation was successful.
OOB_NOT_FOUND	An item was searched for but not found.
OOB_PERMISSION	many functions require root access to run. Permission denied/EACCESS file error.
OOB_NOT_SUPPORTED	The requested information or action is not available for the given input, on the given system

Enumerator

OOB_FILE_ERROR	Problem accessing a file. This may because the operation is not supported by the Linux kernel version running on the executing machine
OOB_INTERRUPTED	execution of function An interrupt occurred during
OOB_UNEXPECTED_SIZE	was read An unexpected amount of data
OOB_UNKNOWN_ERROR	An unknown error occurred.
OOB_ARG_PTR_NULL	Parsed argument ptr null.
OOB_NO_MEMORY	Not enough memory to allocate.
OOB_NOT_INITIALIZED	APML object not initialized.
OOB_TRY_AGAIN	No match Try again.
OOB_INVALID_INPUT	Input value is invalid.
OOB_CMD_TIMEOUT	Command timed out.
OOB_INVALID_MSGSIZE	Mesg size too long.
OOB_CPUID_MSR_CMD_TIMEOUT	RMI cmd timeout.
OOB_CPUID_MSR_CMD_WARM_RESET	Warm reset during RMI cmd.
OOB_CPUID_MSR_CMD_UNKNOWN_FMT	Cmd fmt field not recongnised.
OOB_CPUID_MSR_CMD_INVAL_RD_LEN	RMI cmd invalid read len.
OOB_CPUID_MSR_CMD_EXCESS_DATA_LEN	excess data
OOB_CPUID_MSR_CMD_INVAL_THREAD	Invalid thread selected.
OOB_CPUID_MSR_CMD_UNSUPP	Cmd not supported.
OOB_CPUID_MSR_CMD_ABORTED	Cmd aborted.
OOB_MAILBOX_CMD_ABORTED	Mailbox cmd aborted.
OOB_MAILBOX_CMD_UNKNOWN	Unknown mailbox cmd.
OOB_MAILBOX_CMD_INVAL_CORE	Invalid core.

7.3 esmi_cpuid_msr.h File Reference

#include "apml_err.h"

Data Structures

struct processor_info

Read Proccessor Info.

Enumerations

• enum cpuid_reg { EAX = 0, EBX, ECX, EDX }

Functions

• oob_status_t esmi_get_vendor_id (uint8_t soc_num, char *vendor_id)

Get the number of logical cores per socket.

oob_status_t esmi_get_processor_info (uint8_t soc_num, struct processor_info *proc_info)

Get the number of logical cores per socket.

oob_status_t esmi_get_logical_cores_per_socket (uint8_t soc_num, uint32_t *logical_cores_per_socket)

Get the number of logical cores per socket.

oob_status_t esmi_get_threads_per_socket (uint8_t soc_num, uint32_t *threads_per_socket)

Get the number of threads per socket.

oob_status_t esmi_get_threads_per_core (uint8_t soc_num, uint32_t *threads_per_core)

Get number of threads per core.

• oob_status_t esmi_oob_read_msr (uint8_t soc_num, uint32_t thread, uint32_t msraddr, uint64_t *buffer)

Read the MCA MSR register for a given thread.

• oob_status_t esmi_oob_cpuid (uint8_t soc_num, uint32_t thread, uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)

Read CPUID functionality for a particular thread in a system.

oob_status_t esmi_oob_cpuid_eax (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *eax)

Read eax register on CPUID functionality.

• oob_status_t esmi_oob_cpuid_ebx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ebx)

Read ebx register on CPUID functionality.

oob_status_t esmi_oob_cpuid_ecx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ecx)

Read ecx register on CPUID functionality.

• oob_status_t esmi_oob_cpuid_edx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *edx)

Read edx register on CPUID functionality.

Variables

• struct processor_info plat_info [1]

Platform Info instance.

7.3.1 Detailed Description

Header file for the APML library cpuid and msr read functions. All required function, structure, enum and protocol specific data etc. definitions should be defined in this header.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.3.2 Enumeration Type Documentation

7.3.2.1 cpuid_reg

```
enum cpuid_reg
```

CPUID register indexes 0 for EAX, 1 for EBX, 2 ECX and 3 for EDX

7.4 esmi_mailbox.h File Reference

```
#include "apml_err.h"
#include "stdbool.h"
```

Data Structures

· struct dimm power

DIMM power(mW), update rate(ms) and dimm address.

struct dimm thermal

DIMM thermal sensor (degree C), update rate and dimm address.

· struct temp refresh rate

DIMM temperature range and refresh rate, temperature update flag.

struct pci_address

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

struct dpm level

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

• struct lclk_dpm_level_range

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level.

struct nbio_err_log

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

struct max_ddr_bw

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

struct mca bank

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

struct link_id_bw_type

APML LINK ID and Bandwidth type Information. It contains APML LINK ID Encoding. Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW).

· struct pstate_freq

DF P-state frequency. It includes mem clock (16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

Macros

#define BIT(N) (1 << N)

Perform left shift operation by N bits //.

#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0]))

Returns the array size //.

Enumerations

• enum esb mailbox commmands {

READ_PACKAGE_POWER_CONSUMPTION = 0x1, WRITE_PACKAGE_POWER_LIMIT, READ_PAC← KAGE_POWER_LIMIT, READ_MAX_PACKAGE_POWER_LIMIT,

READ_TDP, READ_MAX_cTDP, READ_MIN_cTDP, READ_BIOS_BOOST_Fmax,

READ_APML_BOOST_LIMIT, WRITE_APML_BOOST_LIMIT, WRITE_APML_BOOST_LIMIT_ALLCO↔ RES, READ_DRAM_THROTTLE,

WRITE_DRAM_THROTTLE, READ_PROCHOT_STATUS, READ_PROCHOT_RESIDENCY, READ_N \leftarrow BIO ERROR LOGGING REGISTER = 0x11,

READ_IOD_BIST = 0x13, READ_CCD_BIST_RESULT, READ_CCX_BIST_RESULT, READ_DDR_BA \leftarrow NDWIDTH = 0x18,

WRITE_BMC_REPORT_DIMM_POWER = 0X40, WRITE_BMC_REPORT_DIMM_THERMAL_SENSOR, READ_BMC_RAS_PCIE_CONFIG_ACCESS, READ_BMC_RAS_MCA_VALIDITY_CHECK,

 $\label{eq:read_bmc_ras_mca_msr_dump} \textbf{READ_BMC_RAS_FCH_RESET_REASON}, \ \textbf{READ_DIMM_TE} \\ \textbf{MP_RANGE_AND_REFRESH_RATE}, \ \textbf{READ_DIMM_POWER_CONSUMPTION}, \\ \\ \textbf{MP_RANGE_AND_REFRESH_RATE}, \ \textbf{READ_DIMM_POWER_CONSUMPTION}, \\ \textbf{MP_RANGE_AND_REFRESH_RATE}, \ \textbf{READ_DIMM_POWER_CONSUMPTION}, \\ \textbf{MP_RANGE_AND_REFRESH_RATE}, \ \textbf{MP_RANGE_AND_REFRESH_RATE}, \\ \textbf{MP_RANGE_AND_REFRESH_RATE}, \ \textbf{MP_RANGE_AND_REFRESH_RATE}, \\ \textbf{MP_RANGE_AND_REFRESH_RA$

READ_DIMM_THERMAL_SENSOR, READ_PWR_CURRENT_ACTIVE_FREQ_LIMIT_SOCKET, READ → PWR CURRENT ACTIVE FREQ LIMIT CORE, READ PWR SVI TELEMETRY ALL RAILS,

READ_SOCKET_FREQ_RANGE, READ_CURRENT_IO_BANDWIDTH, READ_CURRENT_XGMI_BA↔ NDWIDTH, WRITE GMI3 LINK WIDTH RANGE,

WRITE_XGMI_LINK_WIDTH_RANGE, WRITE_APB_DISABLE, WRITE_APB_ENABLE, READ_CURR← ENT_DFPSTATE_FREQUENCY,

WRITE_LCLK_DPM_LEVEL_RANGE, READ_BMC_RAPL_UNITS, READ_BMC_RAPL_CORE_LO_C← OUNTER, READ_BMC_RAPL_CORE_HI_COUNTER,

READ_BMC_RAPL_PKG_COUNTER, READ_BMC_CPU_BASE_FREQUENCY, READ_BMC_CONTR \leftarrow OL PCIE GEN5 RATE, READ RAS LAST TRANSACTION ADDRESS = 0X5C,

WRITE_PWR_EFFICIENCY_MODE, WRITE_DF_PSTATE_RANGE, READ_LCLK_DPM_LEVEL_RANGE

Mailbox message types defined in the APML library.

• enum apml_io_bw_encoding { $AGG_BW = BIT(0)$, $RD_BW = BIT(1)$, $WR_BW = BIT(2)$ }

APML IO Bandwidth Encoding defined in the APML library.

• enum apml_link_id_encoding {

P0 = BIT(0), **P1** = BIT(1), **P2** = BIT(2), **P3** = BIT(3), **G0** = BIT(4), **G1** = BIT(5), **G2** = BIT(6), **G3** = BIT(7) }

APML IO LINK ID Encoding defined in the APML library.

Functions

oob_status_t read_socket_power (uint8_t soc_num, uint32_t *buffer)

Get the power consumption of the socket.

• oob status t read socket power limit (uint8 t soc num, uint32 t *buffer)

Get the current power cap/limit value for a given socket.

oob_status_t read_max_socket_power_limit (uint8_t soc_num, uint32_t *buffer)

Get the maximum value that can be assigned as a power cap/limit for a given socket.

oob_status_t write_socket_power_limit (uint8_t soc_num, uint32_t limit)

Set the power cap/limit value for a given socket.

• oob_status_t read_esb_boost_limit (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Get the Out-of-band boostlimit value for a given core.

oob_status_t read_bios_boost_fmax (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Get the In-band maximum boostlimit value for a given core.

oob status t write esb boost limit (uint8 t soc num, uint32 t cpu ind, uint32 t limit)

Set the Out-of-band boostlimit value for a given core.

oob_status_t write_esb_boost_limit_allcores (uint8_t soc_num, uint32_t limit)

Set the boostlimit value for the whole socket (whole system).

• oob_status_t read_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Thermal Design Power limit TDP of the socket with provided socket index.

oob_status_t read_max_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

oob_status_t read_min_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Minimum Thermal Design Power limit TDP of the socket.

oob_status_t read_prochot_status (uint8_t soc_num, uint32_t *buffer)

Get the Prochot Status of the socket with provided socket index.

oob_status_t read_prochot_residency (uint8_t soc_num, float *buffer)

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

oob_status_t read_dram_throttle (uint8_t soc_num, uint32_t *buffer)

Read Dram Throttle will always read the lowest percentage value.

• oob_status_t write_dram_throttle (uint8_t soc_num, uint32_t limit)

Set Dram Throttle value in terms of percentage.

• oob_status_t read_nbio_error_logging_register (uint8_t soc_num, struct nbio_err_log nbio, uint32_t *buffer)

Read NBIO Error Logging Register.

• oob_status_t read_iod_bist (uint8_t soc_num, uint32_t *buffer)

Read IOD Bist status.

• oob status t read ccd bist result (uint8 t soc num, uint32 t input, uint32 t *buffer)

Read CCD Bist status. Results are read for each CCD present in the system.

• oob_status_t read_ccx_bist_result (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

oob_status_t read_ddr_bandwidth (uint8_t soc_num, struct max_ddr_bw *max_ddr)

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum.

oob_status_t write_bmc_report_dimm_power (uint8_t soc_num, struct dimm_power dp_info)

Set DIMM Power consumption in mwatts.

• oob_status_t write_bmc_report_dimm_thermal_sensor (uint8_t soc_num, struct dimm_thermal dt_info)

Set DIMM thermal Sensor in degree Celcius.

oob_status_t read_bmc_ras_pcie_config_access (uint8_t soc_num, struct pci_address pci_addr, uint32_
 t *out_buf)

Read BMC RAS PCIE config access.

oob_status_t read_bmc_ras_mca_validity_check (uint8_t soc_num, uint16_t *bytes_per_mca, uint16_
 t *mca_banks)

Read number of MCA banks with valid status after a fatal error.

oob_status_t read_bmc_ras_mca_msr_dump (uint8_t soc_num, struct mca_bank mca_dump, uint32_
 t *out_buf)

Read data from mca bank reported by bmc ras mca validity check.

• oob status t read bmc ras fch reset reason (uint8 t soc num, uint32 t input, uint32 t *out buf)

Read FCH reason code from the previous reset.

• oob_status_t read_dimm_temp_range_and_refresh_rate (uint8_t soc_num, uint32_t dimm_addr, struct temp_refresh_rate *rate)

Read DIMM temperature range and refresh rate.

 oob_status_t read_dimm_power_consumption (uint8_t soc_num, uint32_t dimm_addr, struct dimm_power *dimm_pow)

Read DIMM power consumption.

 oob_status_t read_dimm_thermal_sensor (uint8_t soc_num, uint32_t dimm_addr, struct dimm_thermal *dimm_temp)

Read DIMM thermal sensor.

oob_status_t read_pwr_current_active_freq_limit_socket (uint8_t soc_num, uint16_t *freq, char **source
 _type)

Read current active frequency limit per socket.

oob_status_t read_pwr_current_active_freq_limit_core (uint8_t soc_num, uint32_t core_id, uint16_t *base←
 _freq)

Read current active frequency limit set per core.

oob_status_t read_pwr_svi_telemetry_all_rails (uint8_t soc_num, uint32_t *power)

Read SVR based telemtry for all rails.

• oob_status_t read_socket_freq_range (uint8_t soc_num, uint16_t *fmax, uint16_t *fmin)

Read socket frequency range.

- oob_status_t read_current_io_bandwidth (uint8_t soc_num, struct link_id_bw_type link, uint32_t *io_bw)

 Read current bandwidth on IO Link.
- oob_status_t read_current_xgmi_bandwidth (uint8_t soc_num, struct link_id_bw_type link, uint32_t *xgmi ← _bw)

Read current bandwidth on xGMI Link.

- oob_status_t write_gmi3_link_width_range (uint8_t soc_num, uint8_t min_link_width, uint8_t max_link_width)

 Set the max and min width of GMI3 link.
- oob_status_t write_xgmi_link_width_range (uint8_t soc_num, uint8_t min_link_width, uint8_t max_link_width)

 Set the max and min width of xGMI link.
- oob_status_t write_apb_disable (uint8_t soc_num, uint8_t df_pstate, bool *prochot_asserted)

 Set the APBDisabled.
- oob_status_t write_apb_enable (uint8_t soc_num, bool *prochot_asserted)

Set the max and min LCK DPM Level on a given NBIO per socket.

Enable the DF p-state performance boost algorithm.

- oob_status_t read_current_dfpstate_frequency (uint8_t soc_num, struct pstate_freq *df_pstate)

 Read current DF p-state frequency .
- oob_status_t write_lclk_dpm_level_range (uint8_t soc_num, struct lclk_dpm_level_range lclk)
- oob_status_t read_bmc_rapl_units (uint8_t soc_num, uint8_t *tu_value, uint8_t *esu_value)

 Read RAPL (Running Average Power Limit) Units.
- oob_status_t read_bmc_cpu_base_frequency (uint8_t soc_num, uint16_t *base_freq)

Read RAPL base frequency per CPU socket.

- oob_status_t read_bmc_control_pcie_gen5_rate (uint8_t soc_num, uint8_t rate, uint8_t *mode)

 Control PCle Rate on Gen5-Capable devices..
- oob_status_t read_rapl_core_energy_counters (uint8_t soc_num, uint32_t core_id, double *energy_counters)

Read RAPL core energy counters.

• oob_status_t read_rapl_pckg_energy_counters (uint8_t soc_num, double *energy_counters)

Read RAPL package energy counters.

oob_status_t read_ras_last_transaction_address (uint8_t soc_num, uint64_t *transaction_addr)

Read RAS last transaction address.

oob_status_t write_pwr_efficiency_mode (uint8_t soc_num, uint8_t mode)

Write power efficiency profile policy.

- oob_status_t write_df_pstate_range (uint8_t soc_num, uint8_t max_pstate, uint8_t min_pstate)

 Write df pstate range.
- oob_status_t read_lclk_dpm_level_range (uint8_t soc_num, uint8_t nbio_id, struct dpm_level *dpm)

 Read LCLK Max and Min DPM level range.

Variables

· float esu_multiplier

energy status multiplier value is 1/2\(^\)ESU where ESU is [12:8] bit of the mailbox command 0x55h.

7.4.1 Detailed Description

Header file for the Mailbox messages supported by APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the Mailbox messages exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.4.2 Function Documentation

7.4.2.1 write_bmc_report_dimm_power()

Set DIMM Power consumption in mwatts.

This function will set DIMM Power consumption periodically by BMC at specified update rate (10 ms or less) when bmc owns the SPD side-band bus.

Parameters

in	soc_num	Socket index.	
in	dp_info	dimm_power Struct with power(mw), updaterate(ms) & dimm address	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.2 write_bmc_report_dimm_thermal_sensor()

Set DIMM thermal Sensor in degree Celcius.

This function will set DIMM thermal sensor (in degree celcius) periodically by BMC at specified update rate (10 ms or less) when bmc owns the SPD side-band bus.

in	soc_num	Socket index.	
in	dt_info	struct with temp(°C), updaterate(ms) & dimm address	L
	in	in dt_info	in dt_info struct with temp(°C), updaterate(ms) & dimm address

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.3 read_bmc_ras_pcie_config_access()

Read BMC RAS PCIE config access.

This function will read the 32 bit BMC RAS extended PCI config space.

Parameters

in	soc_num	Socket index.	
in	pci_addr	pci_address structure with fucntion(3 bit), device(4 bit) bus(8 bit), offset(12 bit), segment(4 bit). SEGMENT:0 BUS 0:DEVICE 18 and SEGMENT:0 BUS 0:DEVICE 19 are inaccessable.	
out	out_buf	32 bit data from offset in PCI config space.	

Return values

OOB_SUCCESS		is returned upon successful call.
Noi	ne-zero	is returned upon failure.

7.4.2.4 read_bmc_ras_mca_validity_check()

Read number of MCA banks with valid status after a fatal error.

This function returns the number of MCA banks with valid status after a fatal error.

in	soc_num	Socket index.
out	bytes_per_mca	returns bytes per mca.
out	mca banks	number of mca banks.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.5 read_bmc_ras_mca_msr_dump()

Read data from mca bank reported by bmc ras mca validity check.

This function returns the data from mca bank reported by bmc ras mca validity check.

Parameters

in	soc_num	Socket index.	
in	mca_dump	mca_bank Struct containing offset, index of MCA bank.	
out	out_buf	32 bit data from offset in mca bank.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.6 read_bmc_ras_fch_reset_reason()

Read FCH reason code from the previous reset.

This function reads the FCH reason code from the previous reset.

in	soc_num	Socket index.
in	input	integer for id of FCH register.
out	out_buf	Data from FCH register.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.7 read_dimm_temp_range_and_refresh_rate()

Read DIMM temperature range and refresh rate.

This function returns the per DIMM temperature range and refresh rate from the MR4 register, per JEDEC spec.

Parameters

in	soc_num	Socket index.
in	dimm_addr	Encoded address of the dimm.
out	rate	temp_refresh_rate structure with refresh rate(1 bit) and range(3 bit). refresh rate: 0 = 1X, 1 = 2X. Temperature range: 001b = 1X, 101b = 2X.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.8 read_dimm_power_consumption()

Read DIMM power consumption.

This function returns the DIMM power consumption when bmc does not own the SPD side band bus.

in	soc_num	Socket index.
in	dimm_addr	Encoded address of the dimm.
out	dimm_pow	struct dimm_power contains updaterate(ms): Time since last update (0-511ms). 0 means last update was $<$ 1ms, and 511 means update was $>=$ 511ms power consumption(mw): power consumed (0 - 32767 mW)

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.9 read_dimm_thermal_sensor()

```
cob_status_t read_dimm_thermal_sensor (
            uint8_t soc_num,
            uint32_t dimm_addr,
            struct dimm_thermal * dimm_temp )
```

Read DIMM thermal sensor.

This function returns the DIMM thermal sensor (2 sensors per DIMM) when bmc does not own the SPD side band bus

Parameters

in	soc_num	Socket index.
in	dimm_addr	Encoded address of the dimm.
out	dimm_temp	struct dimm_thermal struct contains updaterate(ms): Time since last update (0-511ms). 0 means last update was < 1ms, and 511 means update was >= 511ms temperature (Degrees C): Temperature (-256 - 255.75 degree C)

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.10 read_pwr_current_active_freq_limit_socket()

Read current active frequency limit per socket.

This function returns the current active frequency limit per socket.

in	soc_num	Socket index.
out	freq	Frequency (MHz).
out	source_type	Source of limit.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.11 read_pwr_current_active_freq_limit_core()

Read current active frequency limit set per core.

This function returns the current active frequency limit per core.

Parameters

in	soc_num	Socket index.
in	core_id	index.
out	base_freq	Frequency (MHz).

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.12 read_pwr_svi_telemetry_all_rails()

Read SVR based telemtry for all rails.

This function returns the SVR based telemetry (power and update rate) for all rails.

Parameters

in	soc_num	Socket index.
out	power	SVI-based Telemetry for all rails(mW)

OOB_SUCCESS is returned upon successful call.

Return values

None-zero	is returned upon failure.
-----------	---------------------------

7.4.2.13 read_socket_freq_range()

```
oob_status_t read_socket_freq_range (
     uint8_t soc_num,
     uint16_t * fmax,
     uint16_t * fmin )
```

Read socket frequency range.

This function returns the fmax and fmin frequency per socket.

Parameters

in	soc_num	Socket index.
out	fmax	maximum frequency (MHz).
out	fmin	minimum frequency (MHz).

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.14 read_current_io_bandwidth()

Read current bandwidth on IO Link.

This function returns the current IO bandwidth.

in	soc_num	Socket index.
in	link	link_id_bw_type struct containing bandwidth type and Link ID encoding bandwidth type: 001b Aggregate BW Other Reserved APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3
out	io_bw	io bandwidth (Mbps).

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.15 read_current_xgmi_bandwidth()

Read current bandwidth on xGMI Link.

This function returns the current xGMI bandwidth.

Parameters

in	soc_num	Socket index.
in	link	link_id_bw_type struct containing link id and bandwidth type info. Valid BW type are 001b
		Aggregate BW 010b Read BW 100b Write BW Other Reserved APML Link ID Encoding:
		00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0
		00100000b: G1 01000000b: G2 10000000b: G3
out	xgmi_bw	io bandwidth (Mbps).

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.16 write_gmi3_link_width_range()

Set the max and min width of GMI3 link.

This function will set the max and min width of GMI3 Link.

in	soc_num	Socket index.
in	min_link_width	minimum link width. 0 = Quarter width 1 = Half width 2 = full width
in	max_link_width	maximum link width. 0 = Quarter width 1 = Half width 2 = full width NOTE: max value
		must be greater than or equal to min value.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.17 write_xgmi_link_width_range()

Set the max and min width of xGMI link.

This function will set the max and min width of xGMI Link. If this API is called from both the master and the slave sockets, then the largest width values from either calls are used.

Parameters

in	soc_num	Socket index.	
in	min_link_width	minimum link width. $0 = X4 \ 1 = X8 \ 2 = X16$	
in	max_link_width	maximum link width. $0 = X4$ 1 = $X8$ 2 = $X16$ NOTE: Max value must be greater than or equal to min value.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.18 write_apb_disable()

Set the APBDisabled.

This function will set the APBDisabled by specifying the Data Fabric(DF) P-state. Messages APBEnable and A \leftarrow PBDisable specify DF(Data Fabric) P-state behavior. DF P-states specify the frequency of clock domains from the CPU core boundary through to and including system memory, where 0 is the highest DF P-state and 3 is the lowest.

in	soc_num	Socket index.	
in	df_pstate	data fabric p-state.	
out	prochot asserted	prochot asserted status. True indicates asserted False indicates not-asserted.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.19 write_apb_enable()

Enable the DF p-state performance boost algorithm.

This function will enable the DF p-state performance boost algorithm.

Parameters

in	soc_num	Socket index.	
out	prochot_asserted prochot asserted status. True indicates asserted and false indicates not-asserted		

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.20 read_current_dfpstate_frequency()

Read current DF p-state frequency .

This function returns the current DF p-state frequency. Returns the Fclck, DRAM memory clock(memclk),umc clock divider for the current socket DF P-state.

Parameters

i	.n	soc_num	Socket index.	
0	ut	df_pstate	struct pstate_freq contains DRAM memory clock(mem clk) data fabric clock (Fclk) UMC	
			clock divider Uclk = 0 means divide by 1 else divide by 2.	

OOB_SUCCESS	is returned upon successful call.

Return values

None-zero is returned upon failure.	
-------------------------------------	--

7.4.2.21 write_lclk_dpm_level_range()

Set the max and min LCK DPM Level on a given NBIO per socket.

This function will set the LCK DPM Level on a given NBIO per socket. The DPM Level is an encoding to represent the PCIE Link Frequency (LCLK) under a root complex (NBIO).

Parameters

in	soc_num	Socket index.	
in	lclk	lclk_dpm_level_range struct containing NBIOID (8 bit) Min dpm level (8 bit) and Max dpm	
		level(8 bit). Valid NBIOID, min dpm level and max dpm level values are between 0 \sim 3.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.22 read_bmc_rapl_units()

Read RAPL (Running Average Power Limit) Units.

This function returns the RAPL (Running Average Power Limit) Units. Energy information (in Joules) is based on the multiplier: $1/(2^{\text{L}}SU)$. Time information (in Seconds) is based on the multiplier: $1/(2^{\text{L}}SU)$.

in	soc_num	Socket index.	
out	tu_value	TU value.	
out	esu_value	esu value.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.23 read_bmc_cpu_base_frequency()

Read RAPL base frequency per CPU socket.

This function returns the base frequency per CPU socket.

Parameters

in	soc_num	Socket index.
out	base_freq	base frequency.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.24 read_bmc_control_pcie_gen5_rate()

Control PCIe Rate on Gen5-Capable devices..

This function returns the PCIe rate.

in	soc_num	Socket index.	
in	rate	PCIe gen rate. 0 indicates Auto-Detect BW and set link rate accordingly. 1 is for Limit at	
		Gen4 Rate. 2 is for Limit at Gen5 rate.	
out	mode	previous mode. 0 for Auto-Detect, 1 for Limit at Gen4 rate, 2 for limit at Gen5 rate.	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.25 read_rapl_core_energy_counters()

Read RAPL core energy counters.

This function returns the RAPL core energy counters.

Parameters

in	soc_num	Soskcet index.
in	core_id	core id.
out	energy_counters	core energy.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.26 read_rapl_pckg_energy_counters()

Read RAPL package energy counters.

This function returns the RAPL package energy counters.

Parameters

in	soc_num	Socket index.
out	energy_counters	core energy.

OOB_SUCCESS is returned upon successful call.

Return values

None-zero	is returned upon failure.
-----------	---------------------------

7.4.2.27 read_ras_last_transaction_address()

Read RAS last transaction address.

This function returns the last transaction address.

Parameters

in	soc_num	Socket index.
out	transaction_addr	transaction address.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.28 write_pwr_efficiency_mode()

Write power efficiency profile policy.

This function writes power efficiency mode

Parameters

in	soc_num	Socket index.
in	mode	power efficiency mode. 0 indicates High Performance Mode 1 indicates Power Efficiency
		Mode. 2 indicates I/O Performance Mode.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.29 write_df_pstate_range()

Write df pstate range.

This function writes df pstate range

Parameters

in	soc_num	Socket index.
in	max_pstate	value.Max value must be less than or equal to min value. Valid values are 0 - 3.
in	min_pstate	value. Valid values are from 0 - 3.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.4.2.30 read_lclk_dpm_level_range()

Read LCLK Max and Min DPM level range.

This function returns the LCLK Max and Min DPM level range.

Parameters

in	soc_num	Socket index.
in	nbio_id	nbio for a socket.
out	dpm	struct dpm level containing max and min dpm levels. Valid max and min dpm levels are from 0 - 1.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

7.5 esmi rmi.h File Reference

```
#include "apml_err.h"
```

Macros

- #define MAX_ALERT_REG_V20 32
- #define MAX_THREAD_REG_V20 24
- #define MAX ALERT REG V10 16
- #define MAX_THREAD_REG_V10 16

SBRMI CMD ABORTED = 0x81 }

Enumerations

enum sbrmi_status_code {
 SBRMI_SUCCESS = 0x0, SBRMI_CMD_TIMEOUT = 0x11, SBRMI_WARM_RESET = 0x22, SBRMI_UN
 KNOWN_CMD_FORMAT = 0x40,
 SBRMI_INVALID_READ_LENGTH = 0x41, SBRMI_EXCESSIVE_DATA_LENGTH = 0x42, SBRMI_INV
 ALID_THREAD = 0x44, SBRMI_UNSUPPORTED_CMD = 0x45,

Error codes retured by APML mailbox functions.

• enum sbrmi registers {

SBRMI_REVISION = 0x0, SBRMI_CONTROL, SBRMI_STATUS, SBRMI_READSIZE,

SBRMI_THREADENABLESTATUS0, SBRMI_ALERTSTATUS0 = 0x10, SBRMI_ALERTSTATUS15 = 0x1F, SBRMI_ALERTMASK0 = 0x20,

 $SBRMI_ALERTMASK15 = 0x2F$, $SBRMI_SOFTWAREINTERRUPT = 0x40$, $SBRMI_THREADNUMBER$, $SBRMI_THREAD128CS = 0x4B$,

 $SBRMI_RASSTATUS$, $SBRMI_THREADNUMBERLOW = 0x4E$, $SBRMI_THREADNUMBERHIGH = 0x4F$, $SBRMI_ALERTSTATUS$ 16 = 0x50,

SBRMI_ALERTSTATUS31 = 0x5F, SBRMI_MPOOUTBNDMSG0 = 0x80, SBRMI_MPOOUTBNDMSG7 = 0x87, SBRMI_ALERTMASK16 = 0xC0,

SBRMI_ALERTMASK31 = 0xCF }

SB-RMI(Side-Band Remote Management Interface) features register access.

Functions

• oob status t read sbrmi revision (uint8 t soc num, uint8 t *buffer)

Read one byte from a given SB_RMI register number provided socket index and buffer to get the read data for a particular SB-RMI command register.

oob_status_t read_sbrmi_control (uint8_t soc_num, uint8_t *buffer)

Read Control byte from SB RMI register command.

• oob_status_t read_sbrmi_status (uint8_t soc_num, uint8_t *buffer)

Read one byte of Status value from SB_RMI register command.

oob status t read sbrmi readsize (uint8 t soc num, uint8 t *buffer)

This register specifies the number of bytes to return when using the block read protocol to read SBRMI_x[4F:10].

oob_status_t read_sbrmi_threadenablestatus (uint8_t soc_num, uint8_t *buffer)

Read one byte of Thread Status from SB_RMI register command.

oob_status_t read_sbrmi_multithreadenablestatus (uint8_t soc_num, uint8_t *buffer)

Read one byte of Thread Status from SB_RMI register command.

oob_status_t read_sbrmi_swinterrupt (uint8_t soc_num, uint8_t *buffer)

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available..

oob_status_t read_sbrmi_threadnumber (uint8_t soc_num, uint8_t *buffer)

This register indicates the maximum number of threads present.

oob status t read sbrmi mp0 msg (uint8 t soc num, uint8 t *buffer)

This register will read the message running on the MP0.

oob_status_t read_sbrmi_alert_status (uint8_t soc_num, uint8_t *buffer)

This register will read the alert status.

• oob_status_t read_sbrmi_alert_mask (uint8_t soc_num, uint8_t *buffer)

This register will read the alert mask.

• oob_status_t read_sbrmi_inbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the inbound message.

• oob_status_t read_sbrmi_outbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the outbound message.

• oob status t read sbrmi threadnumberlow (uint8 t soc num, uint8 t *buffer)

This register indicates the low part of maximum number of threads.

oob_status_t read_sbrmi_threadnumberhi (uint8_t soc_num, uint8_t *buffer)

This register indicates the upper part of maximum number of threads.

oob_status_t read_sbrmi_thread_cs (uint8_t soc_num, uint8_t *buffer)

This register is used to read the thread cs.

oob status t read sbrmi ras status (uint8 t soc num, uint8 t *buffer)

This register will read the ras status.

Variables

const uint8_t thread_en_reg_v10 [MAX_THREAD_REG_V10]

thread enable register revision 0x10

const uint8 t alert status v10 [MAX ALERT REG V10]

alert status register revision 0x10

const uint8_t alert_mask_v10 [MAX_ALERT_REG_V10]

alert mask revision 0x10

• const uint8_t thread_en_reg_v20 [MAX_THREAD_REG_V20]

thread enable register revision 0x20

· const uint8 t alert status v20 [MAX ALERT REG V20]

alert status register revision 0x20

const uint8_t alert_mask_v20 [MAX_ALERT_REG_V20]

alert mask revision 0x20

7.5.1 Detailed Description

Header file for the APML library for SB-RMI functionality access. All required function, structure, enum, etc. definitions should be defined in this file for SB-RMI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.6 esmi_tsi.h File Reference

```
#include "apml_err.h"
```

Macros

#define TEMP_INC 0.125

Register encode the temperature to increase in 0.125 In decimal portion one increase in byte is equivalent to 0.125.

Enumerations

enum sbtsi registers {

```
\label{eq:sbtsi_configuration} \textbf{SBTSI\_CPUTEMPINT} = 0x1, \textbf{SBTSI\_STATUS}, \textbf{SBTSI\_CONFIGURATION}, \textbf{SBTSI\_UPDATERATE}, \\ \textbf{SBTSI\_HITEMPINT} = 0x7, \textbf{SBTSI\_LOTEMPINT}, \textbf{SBTSI\_CONFIGWR}, \textbf{SBTSI\_CPUTEMPDEC} = 0x10, \\ \textbf{SBTSI\_CPUTEMPOFFINT}, \textbf{SBTSI\_CPUTEMPOFFDEC}, \textbf{SBTSI\_HITEMPDEC}, \textbf{SBTSI\_LOTEMPDEC}, \\ \textbf{SBTSI\_TIMEOUTCONFIG} = 0x22, \textbf{SBTSI\_ALERTTHRESHOLD} = 0x32, \textbf{SBTSI\_ALERTCONFIG} = 0xBF, \\ \textbf{SBTSI\_MANUFID} = 0xFE, \\ \textbf{SBTSI\_REVISION} = 0xFF \}
```

SB-TSI(Side-Band Temperature Sensor Interface) commands register access. The below registers mentioned as per Genessis PPR.

 enum sbtsi_config_write { ARA_MASK = 0x2, READORDER_MASK = 0x20, RUNSTOP_MASK = 0x40, ALERTMASK MASK = 0x80 }

Bitfield values to be set for SBTSI confirmr register [7] Alert mask [6] RunStop [5] ReadOrder [1] AraDis.

Functions

• oob_status_t read_sbtsi_cpuinttemp (uint8_t soc_num, uint8_t *buffer)

Read one byte from a given SB_TSI register with provided socket index and buffer to get the read data of a given command.

• oob status t read sbtsi status (uint8 t soc num, uint8 t *buffer)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

• oob status t read sbtsi config (uint8 t soc num, uint8 t *buffer)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr.

oob_status_t read_sbtsi_updaterate (uint8_t soc_num, float *buffer)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred.

• oob_status_t write_sbtsi_updaterate (uint8_t soc_num, float uprate)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred.

oob_status_t read_sbtsi_hitempint (uint8_t soc_num, uint8_t *buffer)

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

oob_status_t read_sbtsi_lotempint (uint8_t soc_num, uint8_t *buffer)

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

oob_status_t read_sbtsi_configwrite (uint8_t soc_num, uint8_t *buffer)

This register provides write access to SBTSI::Config.

• oob status t read sbtsi cputempdecimal (uint8 t soc num, float *buffer)

The value returns the decimal portion of the CPU temperature.

oob_status_t read_sbtsi_cputempoffint (uint8_t soc_num, uint8_t *temp_int)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset.

oob status t read sbtsi cputempoffdec (uint8 t soc num, float *temp dec)

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature.

oob_status_t read_sbtsi_hitempdecimal (uint8_t soc_num, float *temp_dec)

This value specifies the decimal portion of the high temperature threshold.

oob status t read sbtsi lotempdecimal (uint8 t soc num, float *temp dec)

value specifies the decimal portion of the low temperature threshold.

• oob_status_t read_sbtsi_timeoutconfig (uint8_t soc_num, uint8_t *timeout)

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

oob status t read sbtsi alertthreshold (uint8 t soc num, uint8 t *samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set.

• oob_status_t read_sbtsi_alertconfig (uint8_t soc_num, uint8_t *mode)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

oob_status_t read_sbtsi_manufid (uint8_t soc_num, uint8_t *man_id)

Returns the AMD manufacture ID.

• oob status t read sbtsi revision (uint8 t soc num, uint8 t *rivision)

Specifies the SBI temperature sensor interface revision.

oob_status_t sbtsi_get_cputemp (uint8_t soc_num, float *cpu_temp)

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature.

oob status t sbtsi get temp status (uint8 t soc num, uint8 t *loalert, uint8 t *hialert)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples.

oob_status_t sbtsi_get_config (uint8_t soc_num, uint8_t *al_mask, uint8_t *run_stop, uint8_t *read_ord, uint8_t *ara)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr.

oob_status_t sbtsi_set_configwr (uint8_t soc_num, uint8_t mode, uint8_t config_mask)

The bits in this register are defined sbtsi_config_write and can be written by writing to the corresponding bits in SBTSI::ConfigWr.

• oob status t sbtsi get timeout (uint8 t soc num, uint8 t *timeout en)

To verify if timeout support enabled or disabled.

• oob_status_t sbtsi_set_timeout_config (uint8_t soc_num, uint8_t mode)

To enable/disable timeout support.

oob_status_t sbtsi_set_hitemp_threshold (uint8_t soc_num, float hitemp_thr)

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

oob_status_t sbtsi_set_lotemp_threshold (uint8_t soc_num, float lotemp_thr)

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold.

oob_status_t sbtsi_get_hitemp_threshold (uint8_t soc_num, float *hitemp_thr)

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold.

oob_status_t sbtsi_get_lotemp_threshold (uint8_t soc_num, float *lotemp_thr)

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT L to assert if the CPU temperature is less than or equal to the threshold.

• oob_status_t read_sbtsi_cputempoffset (uint8_t soc_num, float *temp_offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset.

oob_status_t write_sbtsi_cputempoffset (uint8_t soc_num, float temp_offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset.

oob_status_t sbtsi_set_alert_threshold (uint8_t soc_num, uint8_t samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set.

• oob_status_t sbtsi_set_alert_config (uint8_t soc_num, uint8_t mode)

Alert comparator mode enable.

7.6.1 Detailed Description

Header file for the APML library for SB-TSI functionality access. All required function, structure, enum, etc. definitions should be defined in this file for SB-TSI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

Index

apml.h, 67	read_bmc_rapl_units, 88
esmi_oob_read_byte, 68	read_bmc_ras_fch_reset_reason, 80
esmi_oob_read_mailbox, 69	read_bmc_ras_mca_msr_dump, 80
esmi_oob_write_byte, 68	read_bmc_ras_mca_validity_check, 79
esmi_oob_write_mailbox, 69	read_bmc_ras_pcie_config_access, 79
sbrmi_xfer_msg, 70	read current dfpstate frequency, 87
apml_err.h, 70	read_current_io_bandwidth, 84
oob_status_t, 71	read_current_xgmi_bandwidth, 85
Auxiliary functions, 13	read_dimm_power_consumption, 81
errno_to_oob_status, 13	read_dimm_temp_range_and_refresh_rate, 8
esmi_get_err_msg, 14	read_dimm_thermal_sensor, 82
_0 0,	read lclk dpm level range, 92
cpuid_reg	read_pwr_current_active_freq_limit_core, 83
esmi_cpuid_msr.h, 73	read_pwr_current_active_freq_limit_socket, 82
Current, Min, Max TDP, 23	read_pwr_svi_telemetry_all_rails, 83
read_max_tdp, 23	
read_min_tdp, 24	read_rapl_core_energy_counters, 90
read_tdp, 23	read_rapl_pckg_energy_counters, 90
	read_ras_last_transaction_address, 91
dimm_power, 59	read_socket_freq_range, 84
dimm_thermal, 59	write_apb_disable, 86
dpm_level, 60	write_apb_enable, 87
Dram and other features Query, 27	write_bmc_report_dimm_power, 78
read_ccd_bist_result, 29	write_bmc_report_dimm_thermal_sensor, 78
read_ccx_bist_result, 29	write_df_pstate_range, 92
read_ddr_bandwidth, 30	write_gmi3_link_width_range, 85
read_dram_throttle, 27	write_lclk_dpm_level_range, 88
read_iod_bist, 28	write_pwr_efficiency_mode, 91
read_nbio_error_logging_register, 28	write_xgmi_link_width_range, 86
write_dram_throttle, 27	esmi_oob_cpuid
write_dram_tinottie, 27	SB-RMI CPUID Register Access, 36
errno_to_oob_status	esmi_oob_cpuid_eax
Auxiliary functions, 13	SB-RMI CPUID Register Access, 37
esmi_cpuid_msr.h, 72	esmi_oob_cpuid_ebx
cpuid_reg, 73	SB-RMI CPUID Register Access, 37
esmi_get_err_msg	esmi_oob_cpuid_ecx
Auxiliary functions, 14	SB-RMI CPUID Register Access, 38
	esmi_oob_cpuid_edx
esmi_get_logical_cores_per_socket	SB-RMI CPUID Register Access, 38
using CPUID Register Access, 32	esmi_oob_read_byte
esmi_get_processor_info	apml.h, 68
using CPUID Register Access, 31	esmi_oob_read_mailbox
esmi_get_threads_per_core	
using CPUID Register Access, 34	apml.h, 69
esmi_get_threads_per_socket	esmi_oob_read_msr
using CPUID Register Access, 32	SB_RMI Read Processor Register Access, 35
esmi_get_vendor_id	esmi_oob_write_byte
using CPUID Register Access, 31	apml.h, 68
esmi_mailbox.h, 74	esmi_oob_write_mailbox
read_bmc_control_pcie_gen5_rate, 89	apml.h, 69
read_bmc_cpu_base_frequency, 89	esmi_rmi.h, 93

100 INDEX

aami taib 04	road dimm nower consumption
esmi_tsi.h, 94	read_dimm_power_consumption
lclk_dpm_level_range, 60	esmi_mailbox.h, 81
link_id_bw_type, 61	read_dimm_temp_range_and_refresh_rate
<u></u>	esmi_mailbox.h, 81
max_ddr_bw, 61	read_dimm_thermal_sensor
mca_bank, 62	esmi_mailbox.h, 82
	read_dram_throttle
nbio_err_log, 62	Dram and other features Query, 27
	read_esb_boost_limit
oob_status_t	Performance (Boost limit) Monitor, 19
apml_err.h, 71	read_iod_bist
Out-of-band Performance (Boost limit) Control, 21	Dram and other features Query, 28
write_esb_boost_limit, 21	read_lclk_dpm_level_range
write_esb_boost_limit_allcores, 21	esmi_mailbox.h, 92
pci_address, 63	read_max_socket_power_limit
Performance (Boost limit) Monitor, 19	Power Monitor, 17
read bios boost fmax, 19	read_max_tdp
read_blos_boost_limax, 19	Current, Min, Max TDP, 23
:	read_min_tdp
Power Control, 18	Current, Min, Max TDP, 24
write_socket_power_limit, 18	read_nbio_error_logging_register
Power Monitor, 16	Dram and other features Query, 28
read_max_socket_power_limit, 17	read_prochot_residency
read_socket_power, 16	Prochot, 25
read_socket_power_limit, 16	read_prochot_status
processor_info, 64	Prochot, 25
Prochot, 25	read_pwr_current_active_freq_limit_core
read_prochot_residency, 25	esmi_mailbox.h, 83
read_prochot_status, 25	read_pwr_current_active_freq_limit_socket
pstate_freq, 64	esmi_mailbox.h, 82
road high boost fmay	read_pwr_svi_telemetry_all_rails
read_bios_boost_fmax	esmi_mailbox.h, 83
Performance (Boost limit) Monitor, 19	read_rapl_core_energy_counters
read_bmc_control_pcie_gen5_rate esmi_mailbox.h, 89	esmi_mailbox.h, 90
read_bmc_cpu_base_frequency	read_rapl_pckg_energy_counters
	esmi_mailbox.h, 90
esmi_mailbox.h, 89	read ras last transaction address
read_bmc_rapl_units	esmi_mailbox.h, 91
esmi_mailbox.h, 88	read_sbrmi_revision
read_bmc_ras_fch_reset_reason	SB-RMI Register Read Byte Protocol, 40
esmi_mailbox.h, 80	read_sbtsi_alertconfig
read_bmc_ras_mca_msr_dump	SBTSI Register Read Byte Protocol, 50
esmi_mailbox.h, 80	read_sbtsi_alertthreshold
read_bmc_ras_mca_validity_check	SBTSI Register Read Byte Protocol, 50
esmi_mailbox.h, 79	read sbtsi config
read_bmc_ras_pcie_config_access	SBTSI Register Read Byte Protocol, 45
esmi_mailbox.h, 79	read sbtsi configurite
read_ccd_bist_result	
Dram and other features Query, 29	SBTSI Register Read Byte Protocol, 47
read_ccx_bist_result	read_sbtsi_cpuinttemp
Dram and other features Query, 29	SBTSI Register Read Byte Protocol, 43
read_current_dfpstate_frequency	read_sbtsi_cputempdecimal
esmi_mailbox.h, 87	SBTSI Register Read Byte Protocol, 47
read_current_io_bandwidth	read_sbtsi_cputempoffdec
esmi_mailbox.h, 84	SBTSI Register Read Byte Protocol, 48
read_current_xgmi_bandwidth	read_sbtsi_cputempoffint
esmi_mailbox.h, 85	SBTSI Register Read Byte Protocol, 48
read_ddr_bandwidth	read_sbtsi_cputempoffset
Dram and other features Query, 30	SBTSI Register Read Byte Protocol, 56

INDEX 101

wand alakai laikawandaniwani	abta: aust bitamen threabald FC
read_sbtsi_hitempdecimal	sbtsi_get_hitemp_threshold, 56
SBTSI Register Read Byte Protocol, 49	sbtsi_get_lotemp_threshold, 56
read_sbtsi_hitempint	sbtsi_get_temp_status, 52
SBTSI Register Read Byte Protocol, 46	sbtsi_get_timeout, 54
read_sbtsi_lotempdecimal	sbtsi_set_alert_config, 58
SBTSI Register Read Byte Protocol, 49	sbtsi_set_alert_threshold, 57
read_sbtsi_lotempint	sbtsi_set_configwr, 53
SBTSI Register Read Byte Protocol, 47	sbtsi_set_hitemp_threshold, 55
read_sbtsi_manufid	sbtsi_set_lotemp_threshold, 55
SBTSI Register Read Byte Protocol, 51	sbtsi set timeout config, 54
read sbtsi revision	-
	write_sbtsi_cputempoffset, 57
SBTSI Register Read Byte Protocol, 51	write_sbtsi_updaterate, 46
read_sbtsi_status	sbrmi_xfer_msg
SBTSI Register Read Byte Protocol, 44	apml.h, 70
read_sbtsi_timeoutconfig	sbtsi_get_config
SBTSI Register Read Byte Protocol, 49	SBTSI Register Read Byte Protocol, 53
read_sbtsi_updaterate	sbtsi_get_cputemp
SBTSI Register Read Byte Protocol, 45	SBTSI Register Read Byte Protocol, 52
read_socket_freq_range	sbtsi_get_hitemp_threshold
esmi_mailbox.h, 84	SBTSI Register Read Byte Protocol, 56
read_socket_power	sbtsi_get_lotemp_threshold
Power Monitor, 16	SBTSI Register Read Byte Protocol, 56
read_socket_power_limit	-
	sbtsi_get_temp_status
Power Monitor, 16	SBTSI Register Read Byte Protocol, 52
read_tdp	sbtsi_get_timeout
Current, Min, Max TDP, 23	SBTSI Register Read Byte Protocol, 54
CD DMI CDI IID Degister Assess 26	sbtsi_set_alert_config
SB-RMI CPUID Register Access, 36	SBTSI Register Read Byte Protocol, 58
esmi_oob_cpuid, 36	sbtsi_set_alert_threshold
esmi_oob_cpuid_eax, 37	SBTSI Register Read Byte Protocol, 57
esmi_oob_cpuid_ebx, 37	sbtsi_set_configwr
esmi_oob_cpuid_ecx, 38	SBTSI Register Read Byte Protocol, 53
esmi_oob_cpuid_edx, 38	sbtsi_set_hitemp_threshold
SB-RMI Mailbox Service, 15	SBTSI Register Read Byte Protocol, 55
SB-RMI Register Read Byte Protocol, 40	sbtsi_set_lotemp_threshold
read_sbrmi_revision, 40	SBTSI Register Read Byte Protocol, 55
SB_RMI Read Processor Register Access, 35	
esmi_oob_read_msr, 35	sbtsi_set_timeout_config
SBTSI Register Read Byte Protocol, 42	SBTSI Register Read Byte Protocol, 54
read_sbtsi_alertconfig, 50	
read_sbtsi_alertthreshold, 50	temp_refresh_rate, 65
	· ODIND D · · · A
read_sbtsi_config, 45	using CPUID Register Access, 31
read_sbtsi_configwrite, 47	esmi_get_logical_cores_per_socket, 32
read_sbtsi_cpuinttemp, 43	esmi_get_processor_info, 31
read_sbtsi_cputempdecimal, 47	esmi_get_threads_per_core, 34
read_sbtsi_cputempoffdec, 48	esmi_get_threads_per_socket, 32
read_sbtsi_cputempoffint, 48	esmi_get_vendor_id, 31
read_sbtsi_cputempoffset, 56	_
read_sbtsi_hitempdecimal, 49	write_apb_disable
read_sbtsi_hitempint, 46	esmi_mailbox.h, 86
read_sbtsi_lotempdecimal, 49	write_apb_enable
read_sbtsi_lotempint, 47	esmi_mailbox.h, 87
read_sbtsi_manufid, 51	write_bmc_report_dimm_power
read_sbtsi_revision, 51	esmi_mailbox.h, 78
read_sbtsi_status, 44	write_bmc_report_dimm_thermal_sensor
read_sbtsi_timeoutconfig, 49	esmi_mailbox.h, 78
read_sbtsi_updaterate, 45	write_df_pstate_range
sbtsi_get_config, 53	esmi_mailbox.h, 92
sbtsi_get_cputemp, 52	write_dram_throttle

102 INDEX

```
Dram and other features Query, 27
write_esb_boost_limit
    Out-of-band Performance (Boost limit) Control, 21
write_esb_boost_limit_allcores
    Out-of-band Performance (Boost limit) Control, 21
write gmi3 link width range
    esmi_mailbox.h, 85
write_lclk_dpm_level_range
    esmi mailbox.h, 88
write_pwr_efficiency_mode
    esmi_mailbox.h, 91
write_sbtsi_cputempoffset
    SBTSI Register Read Byte Protocol, 57
write_sbtsi_updaterate
    SBTSI Register Read Byte Protocol, 46
write_socket_power_limit
     Power Control, 18
write_xgmi_link_width_range
    esmi_mailbox.h, 86
```