PCB001297

Revision	Change Description	Date
B0	Initial release	Dec, 2023
B1	1 BOM update, to follow customer review - capacitors and resistors to follow VW80808 spec - exclude MCU decoupling 2 Redundant battery switch-off delay RC circuit 3 Fix power input protection circuit - adding current limiting resistors 4 Removing optional transistors from Battery Input page 5 Improved ground concept 6 Changing VDI PHY to Valens VA7044 7 Add Discharge Circuit 8 PCB number changed from PCB001168 to PCB001217	

MOBILEYE
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug			Board:	DR64 SEC B2.1
Project version:	1.0	Design:	Connectors		
Sheet:	1	of:	20	Classification:	Confidential
Size:	A2	Document Number:	<Doc>		

	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	

Tracking List

SCH ver.	Description	Reason
v1	Change net name USS_AGND to PoC_AGND	Fix
	Add R407 0ohm to U151.7	Design improve
	Add R455 0ohm to U152.7	Design improve
	Add R456 0ohm to U156.7	Design improve - option
	Change net name CAN.3v3_RADAR2_STB to CAN.3v3_RADAR2_STBn	Fix
	Change FETs to fit 1.8V Vgs	Q78, Q79, Q4, Q94, Q99, Q101, Q106
	Move D25 and add C467 cap000735, TP1097 added	Valens new ESD design
	Move D26 and add C466 cap000735, TP1098 added	Valens new ESD design
	Added D42 - TVS & R457-0805 0ohm	Protect IGN GND
	Added TVS on unused main connector pins	D46 - D73
	Added R458, R459 - 4.7K P.D	SW1 port 3 sutdown
v021	Added R460-R473 (0ohm, 48.7k, 42.2k - 0402)	Adding LMN/P functionality
	Remove 3v3 AO LDO from BOM	lower quiscent current
V03	Add net names A60_HV - A65_HV	mark HV nets
	Delete R4200	useless
	R426, R427, R421 change to 15k - RES000546	according to P.S DS
	Add R474 - RES000546, TP1099	
	Add R475 - RES000546, TP1100	
	Add R476, R477 - RES101073	5V voltage mon. req.
	Add TP1101 & TP1153	
v04	Add R478 - RES000546, TP1154	5V voltage mon. req.
	Disconnect "Discharge_GATE_SIG" net from Q118	fix
	Replace R1990 & R1992 to RES001088 - 54.9ohm	improve comm.
	Add TP1155	DFT
	C451 change to CAP000250 - 1nF	Better value for shutdown timing
	Add A_C9 - A_C12 - 220nF CAP000614	EMC req.
	Add B_C13, B_C14, B_C17, B_C18 - 220nF CAP000614	EMC req.
	Add C468 - C472 47nF CAP000709	EMC req.
	Add C473 - C477 47nF CAP000709	EMC req.
v05	Add R479 10K, R480 12K	Adjust voltage to ETH_1V8 to avoid leakage
	Add A_C13 - A_C18 470nF	EMC req.
	Add B_C19 - B_C24 470nF	EMC req.
v06	Add D74 DID100118 parallel to R4266	avoid leakage between MCU_3V3 to ETH_1v8
	Delete U46 ICTs: ICT1064, 2232, 791, 1888, 688, 373, 18, 543, 1096, 1174, 1894, 1756	No TPs on eMMC
	Delete A_U38 ICTs: ICT2102, 2066, 1144, 1655, 1063, 1801, 553, 1040, 1747, 1712, 1944	
	Delete B_U38 ICTs: ICT2015, 43, 633, 1052, 325, 803, 1108, 889, 1092, 188, 68	
	Delete U38 ICTs: ICT1819, 1685, 1680, 2099, 310, 731, 2115, 1323, 732, 489, 385	
	Add J23 header from MCU eeprom WP to R4	Enable write to virgin eeprom
	Change R53 to 10K RES000483 and R4 to 1K RES000421	
v07	Add R481 1K RES000421 - PD to MCU eeprom WP	Write Enable at production
v08	Add C478-C481 CAP000622	PoC P.S stability
v09	delete ICT586, 870, 1007, 1258, 490, 780	no ICT on RGMII lines
	Change R458, R459 connection to P3_VDDO	Verify RGMII mode
	Add R482, R483 RES000511 connection to P4_VDDO	Verify RGMII mode
	Change R450 & R451 to RES000511	Recalculate voltage divider value
	Assemble R1812 - RES000580	PMIC FS serial resistor
	Change R1962 to RES000694	Recalculate voltage divider value
	Change R2114 to RES000449	
v10	Assemble R266, R273 - 1.5k RES000543	SMI PHY
	Assemble FB18 - IND000098	
	Change C1106, C1108, C1112, C1113: CAP000625 to CAP000627	Higher voltage - 50V
	Change A_FB26 to 0ohm - RES000752	Higher EQ0_1V8_PCIe rail voltage
	Change B_FB26 to 0ohm - RES000752	Higher EQ1_1V8_PCIe rail voltage
	Connect CAN.3v3_RADAR1_ERRn to U43.N19	RADAR1 INT
	Move A2B_IRQ to U43.D7	Move to GPIO
	Delete TP798	
	Delete ETH_PS_EN	
v11	Change R1990 & R1992 to 56ohm - RES001102	According to EPG recomm.
	Remove R478 & Assemble R4201 2.2k	No 5V_AUD1, so connect 5V
	R457 change connection to GND_REDUNDANT_IN	disconnect DGND from main connector
	Add R484 15K RES000546 and net EN_EQ0_PWR_R	Serial 15K to TI TPS62870 EN
	Add R485 15K RES000546 and net EN_EQ1_PWR_R	Serial 15K to TI TPS62870 EN
	Assemble R4199 0ohm	No 3v3_AO_LDO_VM
	Remove C402, R349, Q19, C403, R354, C406, R355, Q20, R358, R359 from BOM	3v3_AO_LDO_VM switch circuit not needed
	Change Q8 to Q99	Align with B2 design
v12	Remove TPs & ICTs from BOM	
	Change D42 connection to GNDC	Avoid DGND in main connector
	C1060, C1061, C1069, C1070 - change to CAP000622	BOM fix
	Remove R411, R412, R413, R4201	Uselss
	Remove C398, C362	Uselss
	Replace R1545 to RES000984 - 0ohm	Better performance
	Remove R1350, R1352, R1354 from BOM	Useless - U61 (ENC DDR thermal sensor removed)
	Replace R425 to 1k - RES000421	Add power up delay
	Replace R1974 to RES001096	More popular PN
	Remove R265	not needed
	Replace D10 & D13 to TVS000082	UNI-DIR to BI-DIR

MOBILEYE
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	Tracking List 1
Sheet: 2	of: 20	Classification:	*Confidential*
Size: Custom	Document Number:	<Doc>	
	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	



Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	Connectors
Sheet: 3	of: 20	Classification:	Confidential
Size: A0	Document Number:	<Doc>	

	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	


CAN Transceivers : 1- 5
CAN 1
CAN 2
CAN 3
CAN 4
CAN 5
Flex_CAN 2
Flexray Transceiver With Wakeup
HCP5 CAN
Flex_CAN 0
B2B CAN
Flex_CAN 3
Debug CAN - Main Connector



Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	Battery_Input
Sheet: 5	of: 20	Classification:	Confidential
Size: A1	Document Number:	<Doc>	

	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	

System wake-up circuit



Project:	DR64 debug			**Board:**	DR64 SEC B2.1
Project version:	1.0	**Design:**	WKUP		
Sheet:	6	**of:**	20	**Classification:**	*Confidential*
Size:	A2	**Document Number:**	<Doc>		
	Name	Date	Signature		
Designed:	Haim Giladi	Monday, December 08, 2025			
Checked:	Alon Rotman	<C. Date>			
Approved:	<Approved>	<A. Date>			

Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com


Vbat to 5V
Threshold:
High = 1.17V x 7.5 = 8.775V
Low = 0.69V x 7.5 = 4.725V
(6V - 34V) / 7.5
3.3V
I2C addr: 0x33
1.8V
I2C addr: 0x60
ENCODER PS
I2C addr: 0x41
SerDes PS
Changed PWR000236(9A,0x20) to PWR000210(6A,0x40/0x43)
Replace R1707 to 47K and remove R991 - I2C addr. = 0x43
GMSL PS
Switches PS
3V3 =>(0.53ms) 1V8=>(1ms) 0V8+1V2
0V8@3.6Amax
1V2@1.7Amax
0V84@3.6Amax
1V8@0.17Amax
PoC
Voltage Monitors
Need to recalculate for 2.442V
I2C addr: 0x34
I2C addr: 0x35
I2C addr: 0x37
I2C addr: 0x36

EQ0 Clock Generator



EQ1 Clock Generator



Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug			Board:	DR64 SEC B2.1
Project version:	1.0	Design:	CLOCK		
Sheet:	8	of:	20	Classification:	Confidential
Size:	A1	Document Number:	<Doc>		

	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	


POWER
PMIC
Pre-programmed device
PF53
0.8V@12A max
Core Supply for S32G3
LDO1 & LDO2 1.8V@400mA max
VBOOST 5V@800mA max
VPRE 3.3V@10A max
LDO3 3.3V@400mA max
BUCK3 1.1V@2.5A max
455KHz
I2C addr: 0x20
I2C addr: 0x28
Populate for S32G2
Populate for S32G3
PF53 Power on
LEDs
SYSTEM RESET
POWER GOOD
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com
Project: DR64 debug
Board: DR64 SEC B2.1
Project version: 1.0
Design: MCU_POWER
Sheet: 9 of: 20
Classification: Confidential
Size: A1
Document Number: <Doc>
Designed: Haim Giladi, Monday, December 08, 2025
Checked: Alon Rotman, <C. Date>
Approved: <Approved>, <A. Date>



Table 1. BMODE configuration

FUSE_SEL	BMODE1	BMODE2	Boot Mode	Available Boot Interfaces	Use Case
0	0	0	**Serial Boot**, XOSC configured in differential bypass mode*	Serial communication interfaces: LIN (UART) and CAN	
Fuse not blown	0	1	**Serial Boot**, XOSC in Crystal mode or Bypass mode	Serial communication interfaces: LIN (UART) and CAN	Production config for virgin devices
	1	0	Boot from external memory using **RCON configurations**	Memory interfaces: QSPI, SD card, MMC, eMMC	Development config
1	0	X	Boot from external memory using **Fuse configuration**	Memory interfaces: QSPI, SD card, MMC, eMMC	Production config for programmed devices
Fuse blown	1	0	**Serial Boot**	Serial communication interfaces: LIN (UART) and CAN	Debug of programmed device
X	1	1	Reserved		

Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	MCU
Sheet: 10	of: 20	Classification:	*Confidential*
Size: A0	Document Number:	<Doc>	

	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	

EyeQ 0



EyeQ 1



Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug			Board:	DR64 SEC B2.1
Project version:	1.0			Design:	EQ_POWER_SUPPLIES
Sheet:	11	of:	20	Classification:	Confidential
Size:	A0	Document Number:		<Doc>	

	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	


eMMC
LEDs
GPIO/UART
MIPI/I2C/JTAG
PCIe 0/1/2/3
RGMII 0/1
EQ_0
EyeQs JTAG
EQ_0
R/L (+CSS)
EQ0
EQ1
EQ0 RESET
LPDDR5_0
LPDDR5_1
DDR_VDDQ
1V8
EQ_VDDQ
1V05
EQ_VDD_CORE
LPDDR
CORE
CAP
POWER
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com
Project: DR64 debug
Board: DR64 SEC B2.1
Project version: 1.0
Design: EQ0
Sheet: 12
of: 20
Classification: Confidential
Size: A0
Document Number: <Doc>
Name
Date
Signature
Designed: Haim Giladi
Monday, December 08, 2025
Checked: Alon Rotman
<C. Date>
Approved: <Approved>
<A. Date>


eMMC
LEDs
GPIO / UART
MIPI/I2C/JTAG
PCIe 0/1/2/3
RGMII 0/1
LPDDR5_0
LPDDR5_1
POWER
1V8
DDR_VDDQ
EQ_VDDQ
1V05
EQ_VDD_CORE
LPDDR
CORE
CAP

SW0



EE_VDDO Group	3.3V	R0_LED, R1_LED, R2_LED, R3_LEDEE_CLK, EE_DOUT, C2_LED, C3_LEDPCIE_WAKEn, PCIE_RSTn, PCIE_CLKREQnRESETn, TEST, INTn, EFRn, REFCLK_SRC, REFCLK_FREQ
GPIO_VDDO Group	1.8V/2.5V/3.3V	GPIO[15:9]
P5_VDDO	1.8V/2.5V/3.3V	P5_INCLK, P5_INDV, P5_IND[3:0], P5_COL, P5_CRS, P5_OUTCLK, P5_OUTEN, P5_OUT[3:0]
P7_VDDO	1.8V/2.5V/3.3V	P7_INCLK, P7_INDV, P7_IND[3:0], P7_COL, P7_CRS, P7_OUTCLK, P7_OUTEN, P7_OUT[3:0]MDC_CPU/SSPI_CLK, MDIO_CPU/SSPI_MOSI, SSPI_MISO, SSPI_CSBMDC_PHY, MDIO_PHY
JTAG_VDDO	3.3V	P1_MASTER, TRACECLK, TRACEDATA[3:0], TDI, TDO, TCK, TMS, TRSTn
SPI_VDDO Group	1.8V/2.5V/3.3V	SPI_SCLK, SPI_CSn, SPI_SIO[3:0]

1. $V_{DD(1.2)}$ must never be more than 0.5V greater than $V_{DD(3.3)}$ or damage will result. Power must be applied to $V_{DD(3.3)}$ before or at the same time as $V_{DD(1.2)}$.
2. Power up sequence from $V_{DD(3.3)}$ to last power rail shall not exceed 20ms.
3. $V_{DD(Core)}$ must never be more than 0.5V greater than $V_{DD(3.3)}$ or damage will result. Power must be applied to $V_{DD(3.3)}$ before or at the same time as $V_{DD(CORE)}$
4. The V_{DDO} pad ring has separate I/O power supply options. Therefore the voltage applied to a group of I/O pins must follow what is defined in section 1.
5. V_{DDO} can be 3.3V, 2.5V or 1.8V, and it must be power up after or as same as $V_{DD(3.3)}$ and prior to $V_{DD(1.2)}$ and $V_{DD(Core)}$.
6. Power down sequence can be in any order within 20ms from rail to rail.

PG10 - ETH SW 88Q5192

Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug			Board:	DR64 SEC B2.1
Project version:	1.0	Design:	ETH_SW0		
Sheet: 14	of: 20	Classification:	Confidential		
Size: A0	Document Number:	<Doc>			
	Name	Date	Signature		
Designed:	Haim Giladi	Monday, December 08, 2025			
Checked:	Alon Rotman	<C. Date>			
Approved:	<Approved>	<A. Date>			

SW1





1. $V_{DD(1.2)}$ must never be more than 0.5V greater than $V_{DD(3.3)}$ or damage will result. Power must be applied to $V_{DD(3.3)}$ before or at the same time as $V_{DD(1.2)}$.
2. Power up sequence from $V_{DD(3.3)}$ to last power rail shall not exceed 20ms.
3. $V_{DD(0.8)}$ must never be more than 0.5V greater than $V_{DD(3.3)}$ or damage will result. Power must be applied to $V_{DD(3.3)}$ before or at the same time as $V_{DD(0.8)}$
4. The V_{DDO} pad ring has separate I/O power supply options. Therefore the voltage applied to a group of I/O pins must follow what is defined in section 1.
5. V_{DDO} can be 3.3V, 2.5V or 1.8V, and it must be power up after or as same as $V_{DD(3.3)}$ and prior to $V_{DD(1.2)}$ and $V_{DD(0.8)}$.
6. Operation beyond 125°C for extended periods may impact long term reliability. Care should be taken to ensure that the maximum operating junction temperature of 135°C is not exceeded in the System Design. Thermal mitigation measures should be taken if necessary.
7. Power down sequence can be in any order within 20ms from rail to rail.

Power Supply	Voltage [V+5%]	Tj = 135C	
		Current [A]	Power [W]
VDD_CORE	0.84	3.017	2.534
AVDD12	1.29	0.597	0.770
AVDD33	3.47	0.037	0.128
P3_VDDO	3.47	0.037	0.128
P4_VDDO	3.47	0.040	0.138
SPI_VDDO	3.47	0.001	0.003
GPIO_VDDO	3.47	0.00	0.00
Total (W)			3.701

Figure 14: Power up sequence with VDD(3.3), VDD(1.2), VDD(0.8)



Figure 15: Power up sequence VDD(3.3), VDD(0.8), VDD(1.2)



Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	ETH_SW1
Sheet: 15	of: 20	Classification:	Confidential
Size: A0	Document Number:	<Doc>	
	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	

Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com



Parameter	$10G^{1}$	Units
1.2V Input Current	225	mA
3.3V Input Current	5	mA
0.8V Input Current	888	mA
VDDIO Input Current	15	mA
Power	1099	mW

Parameter	Condition	Min	Typ	Max	Unit
AVDD08	Input DC Voltage	0.776V	0.800V	0.824V	V
	Voltage Ripple	--	--	±16 mV	V
DVDD	Input DC Voltage	0.776V	0.800V	0.824V	V
	Voltage Ripple	--	--	±16mV	V
AVDD12	Input DC Voltage	1.164V	1.200V	1.236V	V
	Voltage Ripple	--	--	±6mV	V

Parameter	2.5G (2500BASE-X)[4]	Units
1.2V Input Current	154	mA
3.3V Input Current	5	mA
0.8V Input Current	431	mA
VDDIO Input Current	15	mA
Power	626	mW

Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	PHY0_PHY1
Sheet: 16	of: 20	Classification:	Confidential
Size: A0	Document Number:	<Doc>	
	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	


SOC POWER DECAPS
SOC POWER
SOC VSS
POWER
SOC - MMC Interface
eMMC FLASH
eMMC
DDR
JTAG
USB
BOOTMODE PINS
B0 -1 - clk
B1 - 1 - Clk
B2 - 0 - clk
B3 - 1 - emmc default
B4 - 0 - emmc
B5 - 0 emmc
B6 -1 - emmc
B7 - 0 - USB no lane sweep
B8 - 0 - USB MODE DFU
B9 - 0 - USB Core voltage 0.85V
B10 - 1 - uart
B11 - 1 - uart
B12 - 0 -uart
B13 - 0 - reserved
B14 - 0 - reserved
B15 - 0 - reserved
BOOT MODES SUPPORTED
1. eMMC
2. UART
3. USB0 DFU
BOOT
CLKIN
SOC - RESET
Reset
RGMII
MIPI
I/O levels checked
I2S
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com
Project: DR64 debug
Board: DR64 SEC B2.1
Project version: 1.0
Design: Encoder
Sheet: 17 of: 20
Classification: Confidential
Size: A0
Document Number: <Doc>
Name
Date
Signature
Designed: Haim Giladi Monday, December 08, 2025
Checked: Alon Rotman <C. Date>
Approved: <Approved> <A. Date>


GMSL A - MAX96712
The serializer and deserializer can power up in any order
I2C addr: 0x92
CFG0 - ADD 0x92
CFG1 - 3G STP GMSL mode
GMSL B - MAX9296
I2C addr: 0x94
DES VA7044
JTAG
RST
A-PHY Links
CSI Ports
I2C addr: 0x2C
GPIOs and SPI Flash
VDD18
VDD
PoC Filter
PoA filter network
500mA
PoC HSS
I2C addr: 0x29
75k = 450mA limit
(valid between 100mA and 600mA)

DISCHARGE CIRCUIT





MOBILEYE

Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:	DR64 debug	Board:	DR64 SEC B2.1
Project version:	1.0	Design:	App_Block
Sheet: 20	of: 20	Classification:	Confidential
Size: A2	Document Number:	<Doc>	
	Name	Date	Signature
Designed:	Haim Giladi	Monday, December 08, 2025	
Checked:	Alon Rotman	<C. Date>	
Approved:	<Approved>	<A. Date>	