

Revision	Change Description	Date
B0	Initial release	Dec, 2023
B1	1 BOM update, to follow customer review - capacitors and resistors to follow VW80808 spec - exclude MCU decoupling 2 Redundant battery switch-off delay RC circuit 3 Fix power input protection circuit - adding current limiting resistors 4 Removing optional transistors from Battery Input page 5 Improved ground concept 6 Changing VDI PHY to Valens VA7044 7 Add Discharge Circuit 8 PCB number changed from PCB001168 to PCB001217	




MOBILEYE
Mobileye Vision Technologies
13 Burton St, Jerusalem 91509
Tel: +972(0)5441-7133
Fax: +972(0)5441-7190
Site: www.Mobileye.com

Project: DR84 debug		Board: DR84 SEC B2.1	
Project version: 1.0		Design: Connectors	
Sheet: 1	of: 20	Classification: Confidential	
Size: A2	Document Number: <Doc>		
Date		Issue	
Designed: Haim Glaser	Monday, December 08, 2025		
Checked: Alon Rotman	<C. Date>		
Approved: <Approved>	<A. Date>		


Tracking List

SCH ver.	Description	Reason
v1	Change net name USS_AGND to PoC_AGND	Fix
	Add R407 0ohm to U151.7	Design improve
	Add R455 0ohm to U152.7	Design improve
	Add R456 0ohm to U156.7	Design improve - option
	Change net name CAN.3v3_RADAR2_STB to CAN.3v3_RADAR2_STBn	Fix
	Change FETs to fit 1.8V Vgs	Q78, Q79, Q4, Q94, Q99, Q101, Q106
	Move D25 and add C467 cap000735, TP1097 added	Valens new ESD design
	Move D26 and add C466 cap000735, TP1098 added	Valens new ESD design
	Added D42 - TVS & R457-0805 0ohm	Protect IGN GND
	Added TVS on unused main connector pins	D46 - D73
v021	Added R458, R459 - 4.7K P.D	SW1 port 3 shutdown
	Added R460-R473 (0ohm, 48.7k, 42.2k - 0402)	Adding LMNP functionality
v03	Remove 3v3 AO LDO from BOM	lower quiescent current
	Add net names A60_HV - A65_HV	mark HV nets
	Delete R4200	useless
	R426, R427, R421 change to 15k - RES000546	
	Add R474 - RES000546, TP1099	according to P.S DS
	Add R475 - RES000546, TP1100	
v04	Add R476, R477 - RES101073	5V voltage mon. req.
	Add TP1101 & TP1153	
	Add R478 - RES000546, TP1154	5V voltage mon. req.
	Disconnect "Discharge_GATE_SIG" net from Q118	fix
	Replace R1990 & R1992 to RES001088 - 54.9ohm	improve comm.
	Add TP1155	DFT
	C451 change to CAP000250 - 1nF	Better value for shutdown timing
	Add A_C9 - A_C12 - 220nF CAP000614	EMC req.
	Add B_C13, B_C14, B_C17, B_C18 - 220nF CAP000614	EMC req.
	Add C468 - C472 47nF CAP000709	EMC req.
v05	Add C473 - C477 47nF CAP000709	EMC req.
	Add R479 10K, R480 12K	Adjust voltage to ETH_1V8 to avoid leakage
	Add A_C13 - A_C18 470nF	EMC req.
	Add B_C19 - B_C24 470nF	EMC req.
v06	Add D74 DID100118 parallel to R4266	avoid leakage between MCU_3V3 to ETH_1V8
	Delete U46 ICTs: ICT1064, 2232, 791, 1888, 688, 373, 18, 543, 1096, 1174, 1894, 1756	No TPs on eMMC
	Delete A_U38 ICTs: ICT2102, 2066, 1144, 1655, 1063, 1801, 553, 1040, 1747, 1712, 1944	
	Delete B_U38 ICTs: ICT2015, 43, 633, 1052, 325, 803, 1108, 889, 1092, 188, 68	
	Delete U38 ICTs: ICT1819, 1685, 1680, 2099, 310, 731, 2115, 1323, 732, 489, 385	Enable write to virgin eeprom
	Add J23 header from MCU eeprom WP to R4	
v07	Change R53 to 10K RES000483 and R4 to 1K RES000421	
v08	Add R481 1K RES000421 - PD to MCU eeprom WP	Write Enable at production
v09	Add C478-C481 CAP000622	PoC P.S stability
	delete ICT586, 870, 1007, 1258, 490, 780	no ICT on RGMII lines
	Change R458, R459 connection to P3_VDDO	Verify RGMII mode
	Add R482, R483 RES000511 connection to P4_VDDO	Verify RGMII mode
	Change R450 & R451 to RES000511	Recalculate voltage divider value
	Assemble R1812 - RES000580	PMC FS serial resistor
	Change R1962 to RES000694	Recalculate voltage divider value
	Change R2114 to RES000449	
v10	Assemble R266, R273 - 1.5k RES000543	SMI PHY
	Assemble FB18 - IND000098	
	Change C1106, C1108, C1112, C1113: CAP000625 to CAP000627	Higher voltage - 50V
	Change A_FB26 to 0ohm - RES000752	Higher EQ0_1V8 PCIe rail voltage
	Change B_FB26 to 0ohm - RES000752	Higher EQ1_1V8 PCIe rail voltage
	Connect CAN.3v3_RADAR1_ERRn to U43.N19	RADAR1 INT
	Move A2B_IRQ to U43.D7	Move to GPIO
	Delete TP798	
v11	Delete ETH_PS_EN	
	Change R1990 & R1992 to 56ohm - RES001102	According to EPG recomb.
	Remove R478 & Assemble R4201 2.2k	No 5V_AUD1, so connect 5V
	R457 change connection to GND_REDUNDANT_IN	disconnect DGND from main connector
	Add R484 15K RES000546 and net EN_EQ0_PWR_R	Serial 15K to TI TPS62870 EN
	Add R485 15K RES000546 and net EN_EQ1_PWR_R	Serial 15K to TI TPS62870 EN
	Assemble R4199 0ohm	No 3v3_AO_LDO_VM
	Remove C402, R349, Q19, C403, R354, C406, R355, Q20, R358, R359 from BOM	3v3_AO_LDO_VM switch circuit not needed
v12	Change Q8 to Q99	Align with B2 design
	Remove TPs & ICTs from BOM	
	Change D42 connection to GNDC	Avoid DGND in main connector
	C1060, C1061, C1069, C1070 - change to CAP000622	BOM fix
	Remove R411, R412, R413, R4201	Useless
	Remove C398, C362	Useless
	Replace R1545 to RES000984 - 0ohm	Better performance
	Remove R1350, R1352, R1354 from BOM	Useless - U61 (ENC DDR thermal sensor removed)
	Replace R425 to 1k - RES000421	Add power up delay
	Replace R1974 to RES001096	More popular PN
v12	Remove R265	not needed
	Replace D10 & D13 to TVS000082	UNI-DIR to Bi-DIR







AMERICAN PSYCHOLOGICAL ASSOCIATION




File




Flex_CAN







HCE



B2E




Dek



VOLTAGE CURRENT SENSE




GROUND CURRENT SENSE




 Mokap eye Mokap Eye Technologies 11 Horton St., Jamaica Plain MA 02130 Tel: + (617) 545-7311 Fax: + (617) 545-7399 Web: www.MokapEye.com	Project: DR04 debug		Revised: DR04 SEC B2.1
	Project version: 1.0		Design: Battery only
	Model: S	st: 20	Classification: Confidential
	Model: A1	Document Number: "Doc"	
	Designed: Hans Gull	Monday, December 08, 2003	
Checked: Alan Robinson	"C" Date:		
Approved: "A" Approved:	"A" Date:		

PG21 - Nakag




 MOBILEEYE MobileEye Vision Technologies 13 Harten St., Jerusalem 91408 Tel: +972(0)-5441-7333 Fax: +972(0)-5441-7380 Site: www.MobileEye.com	Project: DR64 debug		Board: DR64 SEC B2.1												
	Project version: 1.0		Design: WKLP												
	Sheet: 5 of: 20		Classification: Confidential												
	Size: A2		Document Number: <Doc>												
	<table><tr><th>Rev</th><th>Date</th><th>Signature</th></tr><tr><td>Designed:</td><td>Haim Glaz</td><td>Monday, December 08, 2025</td></tr><tr><td>Checked:</td><td>Alon Rotman</td><td><A. Date></td></tr><tr><td>Approved:</td><td><Approved></td><td><A. Date></td></tr></table>		Rev	Date	Signature	Designed:	Haim Glaz	Monday, December 08, 2025	Checked:	Alon Rotman	<A. Date>	Approved:	<Approved>	<A. Date>	
Rev	Date	Signature													
Designed:	Haim Glaz	Monday, December 08, 2025													
Checked:	Alon Rotman	<A. Date>													
Approved:	<Approved>	<A. Date>													


Vbat to 5V




SerDes PS





GMSL PS




PoC




Voltage Monitors





3.3V







1.8V



ENCODER PS




Switches PS




Rev	Date	By	Appr
1.0	2018-01-10	J. Smith	J. Smith
1.1	2018-01-15	J. Smith	J. Smith
1.2	2018-01-20	J. Smith	J. Smith
1.3	2018-01-25	J. Smith	J. Smith
1.4	2018-02-01	J. Smith	J. Smith
1.5	2018-02-05	J. Smith	J. Smith
1.6	2018-02-10	J. Smith	J. Smith
1.7	2018-02-15	J. Smith	J. Smith
1.8	2018-02-20	J. Smith	J. Smith
1.9	2018-02-25	J. Smith	J. Smith
2.0	2018-03-01	J. Smith	J. Smith


EQ0 Clock Generator




EQ1 Clock Generator




POWER



PMIC




Flash




eMMC


JTAG




LPDDR4




PORT




RESET




MAC




ADC



Temperature Sensors




SERDES










BOOT Modes

Table 1. BOOTMODE configuration					
MODE_SEL	MODESEL	BOOTMODE	Boot Mode	Available Boot Modes	Use Case
Fuse	0	0	Serial Boot (UART)	Serial Boot (UART)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	1	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	2	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	3	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	4	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	5	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	6	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	7	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	8	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	9	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	10	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	11	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	12	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	13	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	14	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	15	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	16	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	17	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	18	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	19	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	20	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	21	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	22	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	23	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	24	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	25	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	26	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	27	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	28	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	29	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	30	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode
Fuse	31	0	Serial Boot (SPI)	Serial Boot (SPI)	Production testing for debug mode
		1	Serial Boot (I2C)	Serial Boot (I2C)	Production testing for debug mode


EEPROM



Revision History	
Rev	Description
1.0	Initial release
1.1	Added new features
1.2	Fixed bugs
1.3	Added new features
1.4	Fixed bugs
1.5	Added new features
1.6	Fixed bugs
1.7	Added new features
1.8	Fixed bugs
1.9	Added new features
1.10	Fixed bugs
1.11	Added new features
1.12	Fixed bugs
1.13	Added new features
1.14	Fixed bugs
1.15	Added new features
1.16	Fixed bugs
1.17	Added new features
1.18	Fixed bugs
1.19	Added new features
1.20	Fixed bugs
1.21	Added new features
1.22	Fixed bugs
1.23	Added new features
1.24	Fixed bugs
1.25	Added new features
1.26	Fixed bugs
1.27	Added new features
1.28	Fixed bugs
1.29	Added new features
1.30	Fixed bugs
1.31	Added new features
1.32	Fixed bugs
1.33	Added new features
1.34	Fixed bugs
1.35	Added new features
1.36	Fixed bugs
1.37	Added new features
1.38	Fixed bugs
1.39	Added new features
1.40	Fixed bugs
1.41	Added new features
1.42	Fixed bugs
1.43	Added new features
1.44	Fixed bugs
1.45	Added new features
1.46	Fixed bugs
1.47	Added new features
1.48	Fixed bugs
1.49	Added new features
1.50	Fixed bugs
1.51	Added new features
1.52	Fixed bugs
1.53	Added new features
1.54	Fixed bugs
1.55	Added new features
1.56	Fixed bugs
1.57	Added new features
1.58	Fixed bugs
1.59	Added new features
1.60	Fixed bugs
1.61	Added new features
1.62	Fixed bugs
1.63	Added new features
1.64	Fixed bugs
1.65	Added new features
1.66	Fixed bugs
1.67	Added new features
1.68	Fixed bugs
1.69	Added new features
1.70	Fixed bugs
1.71	Added new features
1.72	Fixed bugs
1.73	Added new features
1.74	Fixed bugs
1.75	Added new features
1.76	Fixed bugs
1.77	Added new features
1.78	Fixed bugs
1.79	Added new features
1.80	Fixed bugs
1.81	Added new features
1.82	Fixed bugs
1.83	Added new features
1.84	Fixed bugs
1.85	Added new features
1.86	Fixed bugs
1.87	Added new features
1.88	Fixed bugs
1.89	Added new features
1.90	Fixed bugs
1.91	Added new features
1.92	Fixed bugs
1.93	Added new features
1.94	Fixed bugs
1.95	Added new features
1.96	Fixed bugs
1.97	Added new features
1.98	Fixed bugs
1.99	Added new features
2.00	Fixed bugs



Part Number	EyeQ 1
Revision	1.0
Author	John Doe
Reviewer	Jane Smith
Approved	John Doe
Date	2023-10-27
Version	1.0
Created By	John Doe
Checked By	Jane Smith
Approved By	John Doe
Release Date	2023-10-27



The image displays four distinct circuit diagrams:

- eMMC:** A detailed schematic of an eMMC interface. It features a large multi-pin connector on the left, a central microcontroller or driver chip, and a series of red and blue signal traces. A red box highlights a specific section of the traces.
- LEDs:** A schematic for driving LEDs. It includes a power supply, a current-limiting resistor, and a series of LEDs connected in a common configuration. A red box highlights a specific section of the circuit.
- PCIe 0/1/2/3:** A schematic showing multiple lanes of PCIe signals. It includes a large multi-pin connector on the left, a series of red and blue signal traces, and a red box highlighting a specific section of the traces.
- RMII 0/1:** A schematic showing multiple lanes of RMII signals. It includes a large multi-pin connector on the left, a series of red and blue signal traces, and a red box highlighting a specific section of the traces.

The image displays a series of 15 circuit diagrams for various SoC components, organized into a grid. The title 'MIPI/I2C/JTAG' is prominently displayed at the top left. The diagrams are as follows:

- SPI 1**: Shows connections for CS, MISO, MOSI, and SCLK pins.
- I2C 1**: Shows connections for SDA and SCL pins.
- JTAG**: Shows connections for TCK, TMS, TDI, TDO, and TRST pins.
- UART 1**: Shows connections for TX, RX, and GND pins.
- GPIO 1**: Shows connections for various GPIO pins.
- GPIO 2**: Shows connections for various GPIO pins.
- GPIO 3**: Shows connections for various GPIO pins.
- GPIO 4**: Shows connections for various GPIO pins.
- GPIO 5**: Shows connections for various GPIO pins.
- GPIO 6**: Shows connections for various GPIO pins.
- GPIO 7**: Shows connections for various GPIO pins.
- GPIO 8**: Shows connections for various GPIO pins.
- GPIO 9**: Shows connections for various GPIO pins.
- GPIO 10**: Shows connections for various GPIO pins.
- GPIO 11**: Shows connections for various GPIO pins.

Each diagram includes a detailed view of the component's internal structure and its connections to the SoC pins. The diagrams are color-coded and labeled with pin names and signal names.

POWER

The diagram illustrates a power distribution system for a server rack. It shows a main power rail on the left, which branches into multiple server racks. Each rack contains a power distribution unit (PDU) with multiple output lines. The diagram includes labels for power ratings (e.g., 1000W, 2000W, 3000W) and current ratings (e.g., 10A, 20A, 30A). A table in the bottom right corner provides a summary of the power distribution system, including the total power capacity and the number of racks supported.

Power Distribution System Summary	
Total Power Capacity	10000W
Number of Racks	10
Number of PDUs	10
Number of Output Lines	100
Number of Input Lines	10






Figure 14: Power up sequence with VDD(3.3), VDD(1.2), VDD(0.8)





Figure 16: Power up sequence VDD(3.3), VDD(1.8), VDD(1.2)





6. V_{N21} must never be more than 0.5V greater than $V_{N20,30}$ or damage will result. Power must be applied to $V_{N20,30}$ before or at the same time as V_{N21} .
7. Power sequence from $V_{N20,30}$ to V_{N21} must not exceed 20ms.
8. V_{N201} must never be more than 0.5V greater than $V_{N20,30}$ or damage will result. Power must be applied to $V_{N20,30}$ before or at the same time as V_{N201} .
9. The V_{N20} pad which has separate I/O power supply options. Therefore the voltage applied to a group of I/O pins must follow what is defined in section 5.
10. V_{N20} can be 3.3V, 2.5V or 1.8V, and it may power up along or as same as V_{N201} and prior to $V_{N20,30}$ and V_{N201} .
11. Operation beyond 120°C for extended periods may impact long term reliability. Care should be taken to ensure that the maximum operating junction temperature of 125°C is not exceeded in the System Design. Thermal mitigation measures should be taken if necessary.
12. Power down sequence can be in any order within 20ms from rail to rail.

Power Supply	Voltage [V@5%]	Tj = 135°C	
		Current [A]	Power [W]
VDD_CORE	0.84	3.037	2.534
AVDD32	1.29	0.597	0.770
AVDD33	3.47	0.057	0.128
P3_VDD0	3.47	0.037	0.128
P4_VDD0	3.47	0.040	0.138
SPI_VDD0	3.47	0.001	0.003
GPIO_VDD0	3.47	0.00	0.00
Total [W]			3.303




PHY0 1G




0.75V -> 190mA max.
1.2V -> 102mA max.
3.3V -> 22mA max.

PHY2 10G




Parameter	10G	Units
1.2V Input Current	225	mA
3.3V Input Current	5	mA
0.9V Input Current	888	mA
VDDIO Input Current	15	mA
Power	1000	mW

POWER




Parameter	Condition	Min	Typ	Max	Unit
AGC08	Input Voltage	1.15V	1.80V	1.80V	V
	Input Voltage	1.15V	1.80V	1.80V	V
AGC09	Input Voltage	1.15V	1.80V	1.80V	V
	Input Voltage	1.15V	1.80V	1.80V	V
AGC10	Input Voltage	1.15V	1.80V	1.80V	V
	Input Voltage	1.15V	1.80V	1.80V	V

PHY1 2.5G




POWER




Parameter	2.5G (PHY0/PHY1)	Units
1.2V Input Current	154	mA
3.3V Input Current	5	mA
0.9V Input Current	431	mA
VDDIO Input Current	15	mA
Power	620	mW


Parameter	Value	Units
1.2V Input Current	154	mA
3.3V Input Current	5	mA
0.9V Input Current	431	mA
VDDIO Input Current	15	mA
Power	620	mW




POWER




eMMC




DDR




JTAG




USB




BOOT



CLKIN




Reset




RGMII




MIPI




I2S




GMSL A - MAX96712




GMSL B - MAX9296




DES VA7044



PoC Filter



PoC HSS



MAX96712		MAX9296	
Part Number	MAX96712	Part Number	MAX9296
Manufacturer	MAXIM	Manufacturer	MAXIM
Package	MAX96712	Package	MAX9296
Pin Count	MAX96712	Pin Count	MAX9296
Operating Voltage	MAX96712	Operating Voltage	MAX9296
Operating Current	MAX96712	Operating Current	MAX9296
Operating Temperature	MAX96712	Operating Temperature	MAX9296
Storage Temperature	MAX96712	Storage Temperature	MAX9296
Moisture Sensitivity	MAX96712	Moisture Sensitivity	MAX9296
Lead Free	MAX96712	Lead Free	MAX9296
RoHS Compliant	MAX96712	RoHS Compliant	MAX9296

DISCHARGE CIRCUIT

