


PCB001289
SV62 / CH63 / DR64
PRIMARY C SAMPLE

Revision	Change Description	Date
B0	Initial release	Dec, 2023
B1	1 PCB001218 - SV62 / CH63 2 PCB001208 - DR64	Oct, 2024
B2	1 PCB001231 - Main connector - Bosch for all platforms 2 B2B connection changed from FPC to B2B connector 3 PCB001281 - Fixed Short issue on USS FRONT 1	Mar, 2025
C1	1 PCB001289 - C Sample PCB	May, 2025

 Mobileye Vision Technologies 13 Hartom St., Jerusalem 91450 Tel: +972(0)2-541-7333 Fax: +972(0)2-541-7300 Site: www.Mobileye.com	Project: DR64 no debug		Board: PRI C Sample
	Project version: 1.0		Design: COVER
	Sheet: 1	of: 22	Classification: Confidential
	Size: A2		Document Number: <Doc>
	Name		Date
	Signature		
Designed: Ilan Braun		Sunday, November 09, 2025	
Checked: Alon Rotman		<C. Date>	
Approved: <Approved>		<A. Date>	




Tracking List

		Reason for change	Change	Remark	Risk
Num	Implemented in DSN ver.				
1	V1	C1 SAMPLE based on B2	PCB001289 - new PCB		
2		Implemented Valens ESD recommendation	Moving the TVS to the connector side and add 22nF 50V 0402 (CAP000640) in series on all PoA filter networks		
3		Valens gearing strapping resistors	Added R4419 and R4420 to Valens U21.K17 and U25.K17 for 4Gbps PAM4 config on boot		
4		Quiescent Current higher than expected	found R2504 and R2503 both connected - un-assemble R2504		
5	V2	0v84 10G PHY DC-DC bias	U167 pin4 - bias - connect to MCU 3V3 (instead of 3V3)		
6		Add PD to KEEPALIVE	Added R44211K RES000421 to keep "WAKE.3V3 MCU KEEPALIVE" at 0V in boot		
7		J2 TE Hybrid connector new sample	Change J2, hybrid connector, to new C sample from TE COM001364 (instead of CON 001283 - B sample)		
8	V3	PoC 12V Buck-Boost current limit	Change R802 from 100K to 37.4K (RES000955) to adjust PoC current limit after simulations		
9		Change Valens ESD capacitors to 0603 100V	The 22nF capacitors on the PoA filter networks changed from 0402 50V to 0603 100V to meet VW80808 (CAP000735) C5993-C6000		
10		Add 15K resistor to En of TPS6287x DC-DC	R4422 on 3V3 EN, R4423 on 1V8 EN, R4424 on DES_0v8 EN, R4369 on EQ0_VDD_CORE EN, R4428 on EQ0_1v05 EN, R4429 on EQ0_VDDQ EN, R4370 on EQ1_VDD_CORE EN, R4433 on EQ1_1v05 EN, R4434 on EQ1_VDDQ EN, R4435 on TDA4_CORE EN, R4436 on TDA4_0v8_CPU_AVS		
11		Remove components due to Valeo DFM	Remove due to Valeo DFM C309, R241 - was in the MAIN connector area		
12		Connected IRQ from A2B to TDA4	Connected IRQ from A2B (U170 pin 6) to TDA4 U137 GPIO pin AL33 for SW usage		
13	V4	IGNITION RETURN SIGNAL	On MAIN connector connect the return IGNITION trough R4437 0R (RES000449) to DGND - assembled only in debug variant, also, add a ESD protection to that pin D234 (TVS000086)		
14		Change switching freq. for ETH DC-DCs	Added 0R (RES000449 from COMP_fset pin to supply voltage - for ETH_1v8 (U29) - add R4438 0R and un-assemble R2867, for 0v8_SW0 (U161) add R4439 0R and un-assemble R2793, for 0v8_SW1 (U157) add R4440 0R and un-assemble R2690		
15		MCU ADC pins float in SV platform	Add PD 10K resistor to float ADC MCU pins in SV platform: add O_R5633 to "SAFETU_SIG.RED_GND_IMON, for "VBAT_INPUT_STAGE.RED_IN_HSS_VNOM assemble O_R2374		
16		Add MLCC to VDD_CORE_AVS rail	Added 4x 2.2uF 0603 (CAP000617) to "VDD_CORE_AVS" rail to improve PDN simulation results		
17		Discharge circuit bug	FET TH is 2V - change 7 FETs (Q61 [1V8],Q62[3V3],Q124[5V],Q71[EQ0_VDD_CORE],Q76[EQ0_1V05],Q78[EQ1_VDD_CORE],Q83[EQ1_1V05]) from TRN000147 to TRN100143 - with 1.3V TH		
18	V5	Change MCU UART Tx resistor value	The MCU to EQ UART Tx resistors, R1990 (for EQ0) and R1992 for(EQ1) should be change from 1K to 56R (RES001102) - according to EQ design guide update		
19		Added circuit to protect heater HSS current sense	Added Q136 and Q137 (TRN000088), R4442 (100K RES000408) - protect from CS pin on heater HSS to reach 4-5V in enable is not set and a fault presence on heater element		
20		"VBAT_INPUT_STAGE.3v3_MAIN_HSS_STATUS" signal isolation	Added D236 (DID100118) (in parallel to R4282) to isolate the signal between 1.8V and 3.3V - it keeps sending false report to MCU - the diode will only pass the "0" to the EN circuit		
21		SW0 MDC termination resistor added	Added R4329 22 ohm RES000660 to U14.C17 MDC		
22		"EN_RESET" voltage divider 3.3V to 1.8V	Added R4443 (10K - RES000483) and R4444 (12K - RES000495) to divide the 3.3V signal to 1.8V level - to avoid back feed to 1.8V		
23		USS HSS TVS diodes changed to higher Vbr	Changed D133 and D134 to TVS100152 to have higher Vbr=36.7V as test E04 and E05 has 26/27V (instead of TVS000088 Vbr=14.3V)		
24		Added capacitors to input rail of Eqs_VDD_CORE, EQs_1V05 and Eqs_VDDQ - EMC improvement	Added 470nF 0603 (CAP000618) - C6005-C6016 (2x per each phase of VDD_CORE input, per each EQ), 470nF 0402 (CAP000865) - A_C6027-A_C6028 and B_C6027-B_C6028 (2x each Exq_1V05 input), A_C6029-A_C6030 and B_C6029-B_C6030 (2x each Exq_VDDQ input)		
25		Added capacitance to 3V3 and 1V8 on CLOCK_GEN supplies - EMC improvement	Added 47nF 0402 (CAP000709) C6017-C6020 and C6022-C6025 (4x each CLOCK_GEN on 3V3), C6021 and CC6026 (1x each CLOCK_GEN 1V8)		
26		Change C5982 MLCC value - wrong value was initially selected	C5982 value changed from 1uF (CAP000353) to 1nF (CAP000652) - in order not to affect the timing		
27		MCU EEPROM WP header for debug	To ease the access to MCU EEPROM (U59) WP signal - added a header J26 (CON000390), Added R4445 1K 0402 (RES000421) – since this signal will connect to MCU PGIO		
28	V6	Remove C4453 from design	Remove C4453 22uF 1210 MLCC from 12vPoC rail due to mechanical constrain		
29		Remove TP from eMMCs signals on all Ics	After alignment with Promic all eMMC TP are removed from all ICs (MCU, TDA4, EQs)		
30		DES_0V8 DC-DC I2C address set	Assemble R1707 47K RES000816 to set U43 address to 0x43		
31	V7	Input reverse protection - gate controller PG had week PU resistor	Change O_R1552 (MAIN battery) and O_R2360 (RED battery) to 10K 0402 (RES000483)	ECOM04899	
32	V8	CAN_FD EN and STBn PUIPD alignment	Assembled EN PDs, STBn PU - for CAN.RADAR1-5, for CAN.RADAR2 connected the supply to 5V_CAN		
33		Option to control TDA4_OTP throuh TDA4	Added R4446 - connected to MCU and R4447 - connected to TDA4 (U137.AD34)		
34		Heater HSS current sense protection change enable	Connect Q137.1 (FET gate) to U72.12 (DIAG_EN) instead of U72.3 (IN)		
35		PoC PI filter capacitor change	Cahnge the 22uF 1210 25V capacitors to 10uF 1210 50V - the 25V derating is not sufficient to this voltage rail		
36		EQs_VDDH change the ferrite to resistor to reduce noise and improve margins	Change A_FB26 and B_FB26 from ferrite COL00036 to A_R4448 and B_R4448 0R 0603 RES000752 - this will improve the EQ_1V8 PCIe noise and margins according to simulations		
37		Leakage from TDA4 to LEO PMIC	Un-assemble R4348 and assemble R4349 - 0R RES000449 - due to 3V3 leakage to VDD_IO_1V8 - LEO PMIC fail on boot		
38	V9	Remove MLCCs due to layout change of 1210 pads	Remove: A_C130, B_C130, A_C937, B_C937, A_C1185, B_C1185, C5183, C4469, A_C192, B_C192, C4827, A_C707, B_C707		
39		SV Platform BOM update	Un-assemble Q129 and R4311 from SV BOM- No AUDIO in SV		
40	V10	Avoid voltage jump on O_U79 when input voltage is toggles	Change O_R1545 to 0R (RES000984) - instead of 1R (RES000824 2512)		
41	V11	"ALL_RESET_EN" buffer - U202 OE PU update	Change R4414 to 47K (RES000816) to allow the low level signal to be in the 35% of VCC max - according to datasheet	ECOM05202	
42		TDA4 Power Down BOM update	C5883 - NA, R4372 - 15K (RES000546), R2980 - 5.1R (RES000932), R2982 - 3.9R (RES000498), R4390 - 19.6K (RES000685), C5967 - 100nF (CAP000253), R4280 - 5.1K (RES000410), D236 - NA		
43		BOM update	Change CAP100543 to CAP000268 - as CAP100543 had only one MFG part number and moved to EOL in ME library - same MFG part in CAP000268- ease the BOM		
44		Align WAKE_IGNITION assembly to debug variant only	Q53 - assembled only in debug - Assemble: R2002, R1974, C5852-C5853		
45	V12	Change eMMCs	Change Samsung eMMC to Micron - as Samsung is EOL (only on DR platform)		
46	V13	BOM change - to align with datasheet	According to https://jira.mobilye.com/browse/AVP-11629, need to change R1256, PMIC_INTB PU to 5.1K (RES000410) instead of 10K	ECOM05389	Low
47	V14	Change L60 from 1uH to 2.2uH	Change L60 to IND000375 - 2.2uH	09/11/2025	Low
48		Change current sense resistor O_R1561 to 2m Ohm - due to fail in DV test	Change O_R1561 to RES001108 - 2m Ohm 3W 1206		
49		Change 5V_P.S gate resistor to 4.7 Ohm - EMC recommendation	Replace R1722, R1724, R1739, R1744 to 4.7ohm - RES000710		
50		Replace TVS000082 to TVS000089	Change all TVS000082 to TVS000089 - as TVS000082 is not in the component approval list		

MAIN CONNECTOR

PG27 - Main Connector



Pinout per Platform

Connector - PIN	SV62	CH63	DR64
B 3	USS5 - FOL	USS5 - FOL	n.c.
B 4	*CAN FD H 1 HCP5	*CAN FD HCP5 H	PRI CANFD 1 H
B 5	*CAN FD L 1 HCP5	*CAN FD HCP5 L	PRI CANFD 1 L
B 6	n.c.	n.c.	PRI CANFD 3 H
B 7	n.c.	n.c.	PRI CANFD 3 L
B 8	*CAN FD H 2 RVP	n.c.	PRI CANFD 5 H
B 9	*CAN FD L 2 RVP	n.c.	PRI CANFD 5 L
B 10	USS4 - FOR	USS4 - FOR	n.c.
B 11	USS11 - ROL	USS11 - ROL	n.c.
B 12	n.c.	n.c.	PRI CANFD 2 H
B 13	n.c.	n.c.	PRI CANFD 2 L
B 14	n.c.	n.c.	PRI CANFD 4 H
B 15	n.c.	n.c.	PRI CANFD 4 L
B 16	n.c.	n.c.	PRI CANFD 6 H
B 17	n.c.	n.c.	PRI CANFD 6 L
B 18	USS10 - ROR	USS10 - ROR	n.c.

Connector - PIN	SV62	CH63	DR64
B 19	n.c.	n.c.	n.c.
B 20	*CAN FD H 3 DEBUG	n.c.	n.c.
B 21	*CAN FD L 3 DEBUG	n.c.	n.c.
B 22	n.c.	n.c.	n.c.
B 23	n.c.	n.c.	n.c.
B 24	n.c.	n.c.	n.c.
B 25	*ETH3 100 P NR F L	*ETH3 100 P NR F L	n.c.
B 26	*ETH3 100 N NR F L	*ETH3 100 N NR F L	n.c.
B 27	n.c.	n.c.	n.c.
B 28	*ETH1 100 P MFK	*ETH1 100 P NR S L	n.c.
B 29	n.c.	n.c.	n.c.
B 30	n.c.	n.c.	n.c.
B 31	n.c.	n.c.	n.c.
B 32	n.c.	n.c.	n.c.
B 33	*ETH4 100 P NR F R	*ETH4 100 P NR F R	IA2B P
B 34	*ETH4 100 N NR F R	*ETH4 100 N NR F R	IA2B N


Pinout per Platform

Connector - PIN	SV62	CH63	DR64
A 3	USS Front Power	USS Front Power	n.c.
A 4	USS Rear Power	USS Rear Power	n.c.
A 5	USS0 - FSR	USS0 - FSR	n.c.
A 6	*HEATER DC P	*HEATER P CBS F	n.c.
A 7	USS1 - FSL	USS1 - FSL	n.c.
A 8	USS2 - FR	USS2 - FR	n.c.
A 9	USS3 - FL	USS3 - FL	n.c.
A 10	*HEATER DC N	*HEATER M CBS F	n.c.
A 11	USS Front GND	USS Front GND	n.c.
A 12	USS Rear GND	USS Rear GND	n.c.
A 13	USS6 - RSR	USS6 - RSR	n.c.
A 14	*DEBUG IGNITION P	Ignition DBG P	SEC IGNITION P
A 15	USS7 - RSL	USS7 - RSL	n.c.
A 16	USS8 - RRR	USS8 - RRR	n.c.
A 17	USS9 - RL	USS9 - RL	n.c.
A 18	*DEBUG IGNITION N	Ignition DBG N	SEC IGNITION N

Connector - PIN	SV62	CH63	DR64
A 19	n.c.	n.c.	n.c.
A 20	n.c.	n.c.	n.c.
A 21	n.c.	n.c.	n.c.
A 22	n.c.	n.c.	n.c.
A 23	n.c.	n.c.	n.c.
A 24	n.c.	n.c.	n.c.
A 25	*ETH5 100 P NR R L	*ETH5 100 P NR R L	n.c.
A 26	*ETH5 100 N NR R L	*ETH5 100 N NR R L	n.c.
A 27	n.c.	n.c.	n.c.
A 28	*ETH2 100 P MRR	*ETH2 100 P NR S R	n.c.
A 29	*ETH2 100 N MRR	*ETH2 100 N NR S R	n.c.
A 30	n.c.	n.c.	n.c.
A 31	n.c.	n.c.	n.c.
A 32	n.c.	n.c.	n.c.
A 33	*ETH6 100 P NR R R	*ETH6 100 P NR R R	n.c.
A 34	*ETH6 100 N NR R R	*ETH6 100 N NR R R	n.c.


GROUND CURRENT SENSE

PG16 - Hardware Diagnostics




GND/C & Holes

PG27 - Main Connector




Debug CONN

PG23 - Debug Connector




B2B CONNECTOR

PG25 - B2B Connector



ETH/GMSL CONN

PG24 - Sensor Connector




Pinout per Platform

Connector - PIN	SV62	CH63	DR64
F 1	n.c.	n.c.	n.c.
F 2	n.c.	n.c.	n.c.
F 3	*ETH7 P 100 LRR	*ETH7 P 100 LRR	ETH.SW0_P1_1000BT1_P
F 4	*ETH7 N 100 LRR	*ETH7 P 100 LRR	ETH.SW0_P1_1000BT1_N
F 5	*ETH8 P 1G HCP5	*ETH8 P 1G HCP5	ETH.SW1_P1_1000BT1_P
F 6	*ETH8 N 1G HCP5	*ETH8 P 1G HCP5	ETH.SW1_P1_1000BT1_N
F 7	*ETH10 P 1G DEBUG	*ETH10 P 1G DEBUG	n.c.
F 8	*ETH10 N 1G DEBUG	*ETH10 N 1G DEBUG	n.c.

VDI

PG24 - Sensor Connector



Pinout per Platform

Connector - PIN	SV62	CH63	DR64
E 1	*Video D DC FSL	*Video D11 CBS FL	Video D11
E 2	*Video D DC FSR	*Video D12 CBS FR	Video D12
E 3	*Video D DC RSL	*Video D10 CBS RL	Video D10
E 4	*Video D DC RSR	*Video D9 CBS RR	Video D9

Connector - PIN	SV62	CH63	DR64
D 1	*Video D TVCAM S	*Video D7 TVCAM SL	Video D7
D 2	*Video D TVCAM F	*Video D8 TVCAM F	Video D8
D 3	*Video D TVCAM RL	*Video D6 TVCAM SR	Video D6
D 4	*Video D TVCAM R	*Video D5 TVCAM R	Video D5

Connector - PIN	SV62	CH63	DR64
C 1	*Video D DC NARROW	*Video D2 CBS NARROW	Video D2
C 2	*Video D DC REAR	*Video D3 CBS REAR	Video D3
C 3	*Video D DC MAIN	*Video D1 CBS MAIN	Video D1
C 4	n.c.	n.c.	n.c.

DR64 no debug

PCB001289_PRIMARY_C1_V14

Mobileye Vision Technologies
13 Harlow St., Jerusalem 91450
Tel: +972(0)3-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project: PRI C Sample Board: PCB001281

Project version: 1.0 Design: CONN

Sheet: 3 of: 22 Classification: Confidential


Size: A1 Document Number: <Doc>

Designed: Ilan Braun Date: Sunday, November 09, 2025


Checked: Alon Rotman <C Date>

Approved: <Approved> <A Date>


CAN Transceivers : 1- 5




CANFD CAR With Wakeup




CANFD B2B With Wakeup





DEBUG CAN



Flexray Transceiver With Wakeup



Heater 12V @ 45W Power Switch




STATUS Signal:
Over current -
 $R_{in(min)} = V_{oh(max)} / I_{in(max)}$
Over Temp-
Over 150°C

STATUS = 1, chip works well.
STATUS = 0, chip in error.

FG15 - Heater

USS



OCT - Over Current Threshold
 $R_{oct} = (V_{oct} \cdot K_{ilim}) / (I_{lim} - D_{lim})$
 $R_{oct} = (0.5V \cdot 40512) / (5A - (-0.37A))$
 Current Limit = 5A

R1790 N.U.
R1791 N.U.
R1792 N.U.
R1793 N.U.

R1794	N.U	
R1793	N.U	
R1796	N.U	
R1795	N.U	

R1795	N.U.	
R1797	N.U.	
R1798	N.U.	
R1799	N.U.	

R1799	N.U.	
R1800	N.U.	
R2109	N.U.	
R2110	N.U.	

== C5889
N.U

7

2

100R
R4359


○

N.U.  N.U.




DGND

FRONT USS



REAR USS



DR64 no debug

PCB001289_PRIMARY_C1_V14

Project:	PRI C Sample	Board:	PCB001281
-----------------	--------------	---------------	-----------

Project version:	1.0	Design:	HSS/HEATER
-------------------------	-----	----------------	------------

Sheet:	5	of:	22	Classification:	Confidential
--------	---	-----	----	-----------------	--------------

Size:	A1	Document Number:	<Doc>


	Name	Date	Signature
Designed:	Ilan Braun	Sunday, November 09, 2025	

Checked:	Alon Rotman	<C. Date>	
----------	-------------	-----------	--


Approved:	<Approved>	<A. Date>	
-----------	------------	-----------	--


MOBILEYE
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com


MAIN BATTERY INPUT PROTECTION




Vbat




REDUNDANT BATTERY INPUT PROTECTION




MCU



VOLTAGE CURRENT SENSE




MONITOR



Project: PRI C Sample		Board: PCB001281	
Project version: 1.0		Design: Battery_Input	
Sheet: 6 of 22		Classification: Confidential	
Size: A1		Document Number: <Doc>	
Designed: Ilan Braun		Sunday, November 09, 2025	
Checked: Alon Rotman		<C. Date>	
Approved: <Approved>		<A. Date>	

System wake-up circuit




DR64 no debug

PCB001289_PRIMARY_C1_V14 /


MOBILEYE
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com

Project:		PRI C Sample			Board:		PCB001281	
Project version:		1.0		Design:		WKUP		
Sheet:		7	of:	22	Classification:		Confidential	
Size:		A3	Document Number:		<Doc>			
		Name		Date			Signature	
Designed:		Ilan Braun		Sunday, November 09, 2025				
Checked:		Alon Rotman		<C. Date>				
Approved:		<Approved>		<A. Date>				


Vbat to 5V




3.3V




1.8V




USS PS




SerDes PS



SW0




Switches PS



SW1


PoC



10G PHY PS




Voltage Monitors



PCB001289 PRIMARY C1_V14		Project version: 1.0	Design: POWER SUPPLIES
Project version: 1.0		Sheet: 18 of 22	Classification: CONFIDENTIAL
Size: A0		Document Number: <Doc>	
Designed: Ben Brann		Sunday, November 08, 2025	
Checked: Alex Kishinev		CC: User	
Approved: <Approved>		<X User>	

FG02 - EyeQ0 Subsystem




PCB001289_PRIMARY_C1_V14


MOBILEYE
Mobileye Vision Technologies
13 Hartom St., Jerusalem 91450
Tel: +972(0)2-541-7333
Fax: +972(0)2-541-7300
Site: www.Mobileye.com


POWER

PD01 - MCP Controller




PMIC


PD11 - MCP PMIC









Pre-programmed device






LEDs




PCB001289_PRIMARY_C1_V14		PCB001281	
Project version: 1.0	Design: S32G_POWER	Sheet: 10 of 22	Classification: Confidential
Size: A1	Document Number: <Doc>	Designed: Ian Braun	Sunday, November 09, 2025
Checked: Alon Rotman	<C Date>	Approved: <Approved>	<A Date>







eMMC




LEDs




GPIO / UART




|MIPI/I2C/JTAG




PCIe 0/1/2/3




RGMI I 0/1




LPDDR5_0




LPDDR5_1




POWER



LPDDR
CORE
CAP























































SPI Flash memories for configuration




SW1

PC35 - ETH SW1 88Q1511

SPI Flash memories for configuration




10G PHY




MV-Q3244 Strapping Option (0:VDDIO; 1:VSS; 2:LED ; 3:SPI_MISO)

CONFIG0	0: FW source-ROM; SMI Interface-MDIO based SMI 1: FW source-ROM; SMI Interface-SPI based SMI 2: FW source-Flash/SMI; SMI Interface-MDIO based SMI 3: FW source-Flash/SMI; SMI Interface-SPI based SMI(default)
CONFIG2, CONFIG1	PHY_ADDRESS[3:0] = CONFIG2 * 4 + CONFIG1 Only be decoded if FW source is ROM. 00: LINE Config-10G BASE-T1; System Config-10G BASE-R; Master 01: LINE Config-10G BASE-T1; System Config-10G USXGMII; Master 02: LINE Config-5G BASE-T1; System Config-5G BASE-R; Master 03: LINE Config-5G BASE-T1; System Config-5G USXGMII; Master 10: MDI Isolate 11: LINE Config-2.5G BASE-T1; System Config-2500 BASE-X; Master 12: LINE Config-2.5G BASE-T1; System Config-10G USXGMII; Master 13: LINE Config-2.5G BASE-T1; System Config-5G USXGMII; Master 20: LINE Config-10G BASE-T1; System Config-10G BASE-R; Slave 21: LINE Config-10G BASE-T1; System Config-10G USXGMII; Slave 22: LINE Config-5G BASE-T1; System Config-5G BASE-R; Slave 23: LINE Config-5G BASE-T1; System Config-5G USXGMII; Slave 30: Chip Isolate 31: LINE Config-2.5G BASE-T1; System Config-2500 BASE-X; Slave 32: LINE Config-2.5G BASE-T1; System Config-10G USXGMII; Slave 33: LINE Config-2.5G BASE-T1; System Config-5G USXGMII; Slave


ANALOG POWER




DIGITAL POWER




SOC GROUND



LEO_TPS6594x-Q1




IO POWER






VDD CORE

CPU AVS


VDD_CPU_AVS High-Current Power Stage A (HCPS-A)




LPDDR4



MCU FLASH






NOR FLASH




DDR 1


EMIF1



MMC0 & MMC1






eMMC




DDR 2

EMIF2





EMIF3



GENERAL


SPECIAL, DEBUG & RSVD

GENERAL IO



INTERFACES

A2B_AD2428




SerDes

SERDES0

SERDES1

SERDES2

SERDES4



9035 - Discharge circuit

