Michael Pate

Problem 1.



```
// Michael Pate
// Professor Chao Jiang
// EE 4490 HDL Design
// Homework 3 - September 23, 2021
// BitCounter.v

module BitCounter(Count, ClearCounter, IncCounter, clk, reset);
  output [7:0] Count;
  input ClearCounter, IncCounter;
  input clk, reset;


reg [7:0] Count;

// Handle reset or clear counter inputs
  always @ (posedge clk)
  begin
    if (reset == 1) Count <= 0;
    else if (ClearCounter == 1) Count <= 0;
    else if (IncCounter == 1) Count <= Count + 1;
  end
endmodule</pre>
```

```
// Michael Pate
// Professor Chao Jiang
// EE 4490 HDL Design
// Homework 3 - September 23, 2021
// tb_BitCounter.v
```

```
timescale 10ns/100ps
module <u>tb BitCounter</u>;
   reg t clk, t reset;
   BitCounter uut (t Count, t ClearCounter, t IncCounter, t clk,
t reset);
   initial begin $dumpfile("tb BbitCounter.vcd"); $dumpvars(0,
tb BitCounter);
   initial begin t clk = 0; forever #1 t clk = ~t clk; end
   initial begin t ClearCounter = 0; t IncCounter = 0; t reset = 1; end
                  begin t_reset = 0; t_IncCounter = 1; end
                  t IncCounter = 1;
                  t IncCounter = 0;
                  t ClearCounter = 1;
                  t ClearCounter = 0;
                  t IncCounter = 1;
                  t ClearCounter = 1;
                  t ClearCounter = 0;
                  t reset = 1;
                  t reset = 0;
           #45
                  t IncCounter = 0;
                  t ClearCounter = 0;
                  t IncCounter = 1;
           #100 $finish;
```

Problem 2.




```
clk, reset);
   output CurrentBit;
   input [15:4] sw;
   input LoadRegister, RotateRegisterLeft;
   input clk, reset;
   parameter DEFAULTREG = 24'h0F0F0F;
   reg [23:0] TheReg, nTheReg;
   assign CurrentBit = TheReg[23];
   always @(posedge clk)
      if (reset)
          TheReg <= DEFAULTREG;</pre>
      else if (LoadRegister == 1)
          TheReg[3:0] <= 4'b0;
          TheReg[7:4]
                      \leq sw[7:4];
          TheReg[11:8]
          TheReg[15:12] \leq sw[11:8];
          TheReg[19:16] <= 4'b0;
```

```
TheReg[23:20] <= sw[15:12];
end
else if (RotateRegisterLeft == 1)
begin
    TheReg <= {TheReg[22:0], TheReg[23]};
    //TheReg <= (TheReg << 1) | (TheReg >> ~1);
end
end
end
```

```
Michael Pate
timescale 10ns/10ps
module tb ShiftRegister;
   reg t clk, t reset;
   wire t CurrentBit;
   reg t LoadRegister, t Rotate;
   reg [15:4] t sw;
   ShiftRegister uut (t CurrentBit, t sw, t LoadRegister, t Rotate,
t clk, t reset);
   initial begin $dumpfile("tb ShiftRegister.vcd"); $dumpvars(0,
tb ShiftRegister);
   initial begin t clk = 0; forever #1 t clk = ~t clk; end
   initial begin t LoadRegister=0; t Rotate=0; t sw=12'b0; t reset=1;
```

Problem 3.



```
module Hex27Seq(Leds, HexVal);
   output [0:6] Leds;
    input [3:0] HexVal;
    req [0:6] Leds;
   always @(HexVal)
       case (HexVal)
            4'b0000: Leds = 7'b11111110;
            4'b0001: Leds = 7'b0110000;
            4'b0010: Leds = 7'b1101101;
            4'b0011: Leds = 7'b1111001;
            4'b0100: Leds = 7'b0110011;
            4'b0101: Leds = 7'b1011011;
            4'b0110: Leds = 7'b1011111;
            4'b0111: Leds = 7'b1110000;
            4'b1000: Leds = 7'b1111111;
            4'b1001: Leds = 7'b1111011;
            4'b1010: Leds = 7'b1110111;
            4'b1011: Leds = 7'b0011111;
            4'b1100: Leds = 7'b1001110;
            4'b1101: Leds = 7'b0111101;
            4'b1110: Leds = 7'b1001111;
            4'b1111: Leds = 7'b1000111;
```

```
timescale 10ns/10ps
module <u>tb Hex27Seq</u>;
    wire [0:6] t_Leds;
    reg [3:0] t HexVal;
     initial begin $dumpfile("tb Hex27Seg.vcd"); $dumpvars(0,
tb_Hex27Seg); end
    Hex27Seg uut(t Leds, t HexVal);
    initial t HexVal = 4'b0;
                    t \text{ HexVal} = 4 \text{'b0};
                    t \text{ HexVal} = 4'h1;
                    t HexVal = 4'h2;
                    t HexVal = 4'h3;
                    t \text{ HexVal} = 4'h4;
          #40
                    t \text{ HexVal} = 4'h5;
                    t \text{ HexVal} = 4'\text{h6};
                    t \text{ HexVal} = 4'h7;
                    t \text{ HexVal} = 4'h8;
                    t \text{ HexVal} = 4 \text{ 'h9;}
                    t \text{ HexVal} = 4 \text{ 'hA};
                    t \text{ HexVal} = 4 \text{ '} \text{hB};
                   t HexVal = 4'hC;
```

```
#130     t_HexVal = 4'hD;
#140     t_HexVal = 4'hE;
#150     t_HexVal = 4'hF;
#160     $finish;
join
endmodule
```