#### INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# **74HC/HCT244**Octal buffer/line driver; 3-state

Product specification
File under Integrated Circuits, IC06

December 1990





## Octal buffer/line driver; 3-state

#### **74HC/HCT244**

#### **FEATURES**

· Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT244 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT244 are octal non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH on nOE causes the outputs to assume a high impedance OFF-state. The "244" is identical to the "240" but has non-inverting outputs.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBOL	PARAMETER	CONDITIONS	нс	нст	ONII	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	9	11	ns	
C <sub>I</sub>	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	35	pF	

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ 

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$ 

#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# Octal buffer/line driver; 3-state


# 74HC/HCT244

#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION			
1	1 <del>OE</del>	output enable input (active LOW)			
2, 4, 6, 8	1A <sub>0</sub> to 1A <sub>3</sub>	data inputs			
3, 5, 7, 9	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs			
10	GND	ground (0 V)			
17, 15, 13, 11	2A <sub>0</sub> to 2A <sub>3</sub>	data inputs			
18, 16, 14, 12	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs			
19	2 <del>OE</del>	output enable input (active LOW)			
20	V <sub>CC</sub>	positive supply voltage			








# Octal buffer/line driver; 3-state

# 74HC/HCT244



#### **FUNCTION TABLE**

INP	UTS	OUTPUT				
nOE	nA <sub>n</sub>	nY <sub>n</sub>				
L	L	L				
L	Н	Н				
H	X	Z				

#### Note

1. H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

Philips Semiconductors Product specification

# Octal buffer/line driver; 3-state

74HC/HCT244

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
SYMBOL		74HC									WAVEFORMS
		+25			-40 to +85		-40 to +125		UNII	V <sub>CC</sub> (V)	WAVEI OKIIIS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n;</sub> 2A <sub>n</sub> to 2Y <sub>n</sub>		30 11 9	110 22 19		145 28 24		165 33 28	ns	2.0 4.5 6.0	Fig.5
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time 10E to 1Yn; 20E to 2Yn		36 13 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.6
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time  1 OE to 1Y <sub>n;</sub> 2 OE to 2Y <sub>n</sub>		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.5

Philips Semiconductors Product specification

# Octal buffer/line driver; 3-state

74HC/HCT244

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT						
1A <sub>n</sub>	0.70						
2A <sub>n</sub> 1OE	0.70						
	0.70						
2 <del>OE</del>	0.70						

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HCT									WAVEFORMS
STWIBOL		+25			-40 to +85		-40 to +125		UNII	V <sub>CC</sub> (V)	WAVEI OKIIIS
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n;</sub> 2A <sub>n</sub> to 2Y <sub>n</sub>		13	22		28		33	ns	4.5	Fig.5
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time 1 OE to 1Yn; 2 OE to 2Yn		15	30		38		45	ns	4.5	Fig.6
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time 1 OE to 1Yn; 2 OE to 2Yn		15	25		31		38	ns	4.5	Fig.6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.5


Philips Semiconductors Product specification

# Octal buffer/line driver; 3-state

## 74HC/HCT244

#### **AC WAVEFORMS**





#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".