{"payload":{"header_redesign_enabled":false,"results":[{"id":"114263638","archived":false,"color":"#555555","followers":66,"has_funding_file":false,"hl_name":"Michaelvll/RISCV_CPU","hl_trunc_description":"A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":114263638,"name":"RISCV_CPU","owner_id":6753189,"owner_login":"Michaelvll","updated_at":"2019-12-05T17:24:32.995Z","has_issues":true}},"sponsorable":false,"topics":["verilog-hdl","risc-v"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMichaelvll%252FRISCV_CPU%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/Michaelvll/RISCV_CPU/star":{"post":"JT3SAPks0msFfxMog0oHfHrf-S24X5_h2yyQBtROLsJmUuN0DlZVOS7GiJZYQKyJJaz3wXlEitHRTlibzicrhg"},"/Michaelvll/RISCV_CPU/unstar":{"post":"YXv7ODtMkJOQ-MGFHb1m6JN4DLAXFsCyp9iXt6g9GMEN9n8OoyG7ll3D5S-C9CQYdwK7rE0yWRaHnVZfSMuViQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"m_YVJxn8189xNMzw0Tv1Y-YPs01BgvHM9TpBlzVzL4_GBlEeRUZXRxMcnloypWaRO4u5Pk6TLohn6QX272gdRw"}}},"title":"Repository search results"}