

UNDERGRADUATE IN COMPUTER SCIENCE

□ (+86) 13736939077 | wz.wzh@sjtu.edu.cn | Michaelvll | Simichael.zh.wu@outlook.com

Education

Shanghai Jiao Tong University(SJTU)

Shanghai, China

B.S. IN COMPUTER SCIENCE

Sep. 2016 - PRESENT

- Member of ACM Class, an elite CS program for top 5% talented students.
- GPA: 92.07 / 100, Rank:2 / 38.
- Research interests: Computer Architecture and Machine Learning, especially Deep Learning and Reinforcement Learning.

Research Experience _____

SpeechLab

Shanghai Jiao Tong University

Undergraduate Researcher, advised by Prof. Kai Yu

Jul. 2018 - PRESENT

- Focusing on Rich Audio Analysis (RAA), analysis and classification of non-text information within human speech.
- Implemented a Variational Auto-encoder (VAE) data augmentation model to improve the training process of speaker detection, which is in paper preparation.
- Implemented a Deep Canonical Correlation Analysis (DCCA) to combine i-vector and x-vector, which are two kinds of highly complementary embedding of speaker.

Teaching Experience _____

C++ Programming(CS152)

Shanghai Jiao Tong University

TEACHING ASSISTANT

Spring 2018

- Gave lectures on how to begin programming and what dynamic programming is.
- Designed part of the homework and exam problems, to help students practice C++ programming.

Honors & Awards

2017	Outstanding Winner , Mathematical Contest in Modeling (Top 0.5%, international)	COMAP
2018	National Scholarship	Ministry of Education of P.R. China
2017	Fan Xuji Chancellor's Scholarship, (Top 0.1%)	Shanghai Jiao Tong University
2017	Merit Student	Shanghai Jiao Tong University
2016 - 2018 Zhiyuan Honorary Scholarship		Shanghai Jiao Tong University

Project Experience _____

MW Compiler Jun. 2018

Michaelvll/MWCompiler

- Designed a compiler implemented in Java from scratch, translating Mx*, a Java-and-C-like language, program into x64-nasm code.
- Implemented optimizations for the compiler, faster than gcc O1 on test set, 98/100.

RISCV CPU Jan. 2018

Michaelvll/RISCV_CPU

Designed and implemented a FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. And becomes the only
two implementation that support FPGA in class, 100/100.

Train Ticket Jun. 2017

TimerChen/TrainTickets

• Implemented the frontend UI for the Train Ticket project, a group project for Data Structure 2017 (CS147), SJTU.

Chinese Land Battle Chess AI

Nov. 2016

Michaelvll/Chinese-Land-Battle-Chess-Al

• Designed and Implemented a rule-based AI for Chinese Land Battle Chess, a course project for C++ Programming 2016(CS152), SJTU.