



THE UNIVERSITY  
of ADELAIDE



CRICOS PROVIDER 00123M


School of Computer Science

# COMP SCI 2000 Computer Systems Lecture 4

[adelaide.edu.au](http://adelaide.edu.au)

*seek* LIGHT

# The whole system



(Abstraction-implementation paradigm)

# Review - combinational logic

- Our adder design is very basic: no parallelism
- You can construct many gates from NAND – this is just one example of how gates are built up.
- By understanding arithmetic, we can combine gates to add two numbers, then combine half-adders to add larger numbers.
- Combinational logic operates on data only; provide calculation services (e.g. Nand ... ALU)

Do Lecture 4  
worksheet  
Question 1



# Sequential logic

- This operates on data and a clock signal; as such, can be made to be *state-aware* and provide storage and synchronization services
  - What does *state-aware* mean?
- Sequential devices are sometimes called “clocked devices”
- The low-level behavior of clocked / sequential gates is tricky


Do Lecture 4  
worksheet  
question 2

# Good news!

- All sequential chips can be based on one low-level sequential gate, called “data flip flop”, or DFF (**DFFs can be made from NAND gates**).
- The clock-dependency details can be encapsulated at the low-level DFF level
- Higher-level sequential chips can be built on top of DFF gates using combinational logic only
- You’re probably getting used to the idea that, if you understand some of the low-level stuff, you can build more and more complex machines.

# Inside a DFF

- Just so you can see it can be done with NANDs
- We won't worry about the details inside a DFF in this course!




# What we're doing now

- This week we're going to talk about:
  - Hardware clocks
  - Memory chip hierarchy
    - Flip-flop gates
    - Binary cells
    - Registers
    - Random Access Memory
  - Counters
  - Putting it all together

# What's a clock in this context?

- We use clocks to measure time.
- In this case, the clock *signal* is used to allow us to reflect what happens as the state of hardware changes over time.
- The hardware clock signal *oscillates* in low/high tick/tock phase.






# Clocks

- The speed of the clock is going to affect the speed of everything in the computer as a clock cycle is the smallest unit of time in which anything can change.
- In actual hardware, it's an oscillator.
- In the simulator, the user can feed the clock signal in manually or we can use a test script.
- Let's look at a demo!


# State

- The state of an element is the condition it's in at a given time.
- A binary digit (bit) can be 0 or 1 but the state of that bit, at a certain time, is its state.
- What does this look like as a concept?
- *out* will give us a 0 or 1 depending on what's in there.



# Using the clock

- Memory is made up of lots of these cells, all running on the same master clock signal.
- (We're not worrying about the implementation at the moment.)
- When do we change the contents? The *in* signal will always be set to something.



# Let's build a bit! (1-bit register)

- We want to be able to:
  - Change the state of the bit
  - **Retain** that state until we want to change it.
- What do you think this will look like, building on this example?




$$\text{out}(t) = \text{in}(t-1)$$

*Basic building block*

# Let's build a bit! (1-bit register)

- We want to be able to:
  - Change the state of the bit
  - Retain that state until we want to change it.




if load(t-1) then out(t)=in(t-1)  
else out(t)=out(t-1)

Do lecture 4  
worksheet  
question 3

- Now we can tell the bit when to change. Can we build this from the DFF and gates we already know?

# Bit register


- Notice how we use the load bit.
- Now we have read logic and write logic.





# Bigger registers

- We know we can work with more than one bit.



if load( $t-1$ ) then out( $t$ )=in( $t-1$ )  
else out( $t$ )=out( $t-1$ )

*$w$ -bit register*

# Simulator demo

- Clocked chips: When a clocked chip is loaded into the simulator, the clock icon is enabled, allowing clock control
- Built-in chips:
  - feature a standard HDL interface yet a Java implementation
  - Provide behavioral simulation services
  - May feature GUI effects (at the simulator level only).

# Next week

- There is a lecture on Monday!
- There is no tutorial next week.
- You should read “Chapter 4” from the forums and keep working on your Assignment 1.
  - Remember there is a milestone due!
- Any questions? Ask on the forum or right now!

# Next lecture

- There is another lecture this week!
- We'll be talking about RAM.
- Don't forget your tutorial.
- You should keep reading “Chapter 3” and keep working on your Assignment 1.
- Any questions? Ask on the forum or right now!