## Worksheet 9




#### Class Exercise

For a C-instruction

Which bits of the instruction are used as © signals on wires 1, 2, and 3 of the diagram?

Why is there always a signal on out M when in M memory is not always a destination for the output?



## <u>Cycle:</u> <u>Execute</u>

- □ Execute □ Decode
- □ Fetch

## Execute logic:

□ Execute

If there should be a jump, set PC to A

else set PC to PC+1
University of Adelaide

Fetch logic:

### Resetting the computer:

Set reset to 1, then set it to 0.

# The *C*-instruction revisited

dest = comp;				con	np				dest	jump					
binary:	1	1	1	a	c1	c2	с3	c 4	c 5	с6	d1	d2	d3 j:	1 ј2	j3

(when a=0)		_	_		_		(when a=1)	d1	d2	d3	Mnemonic	Destination	ı (where to sto	re the computed value)			
сотр	c1	c2	с3	c4	c5	c6	comp	0	0	0	null	The value i	s not stored an	ywhere			
0	1	0	1	0	1	0		0	0	1	м	Memory[A] (memory register addressed by A)					
1	1	1	1	1	1	1		0	1	0	D	D register					
-1	1	1	1	0	1	0		0									
D	0	0	1	1	0	0		1	0	0	A		A register				
A	1	1	0	0	0	0	M										
!D	0	0	1	1	0	1		1 0 1			AM	A register and Memory[A]					
! A.	1	1	0	0	0	1	! M	1	1	0	AD	A register and D register					
-D	0	0	1	1	1	1		1	1	1	AMD	A register, Memory[A], and D register					
-A	1	1	0	0	1	1	-M				II .	1					
D+1	0	1	1	1	1	1			j1		j2	<b>j</b> 3	Mnemonic	Effect			
À+1	1	1	0	1	1	1	M+1	(out < 0)		(0)	(out = 0)	(out > 0)					
D-1	0	0	1	1	1	0			0		0	0	null	No jump			
A-1	1	1	0	0	1	0	M-1		0		0	1	JGT	If $out > 0$ jump			
D+A	0	0	0	0	1	0	D+M		0		1	0	JEQ	If $out = 0$ jump			
D-A	0	1	o	o	1	1	D-M		0		1	1	JGE	If <i>out</i> ≥0 jump			
A-D	0	0	0	1	1	1	M-D		1		0	0	JLT	If out <0 jump			
D&A	0	0	0	0	0	0	D&M		1		0	1	JNE	If <i>out</i> ≠ 0 jump			
DIA	0	1	o	1	0	1	DIM		1		1	0	JLE	If <i>out</i> ≤0 jump			
2111							II .	VC. 5.0	1		1	1	JMP	Jump			