
The EPIC architecture and a noptimization

Jacques-Olivier Haenni EPFL - DI - LSL October 25th, 2000

Presentation outline

- The IA-64 architecture
 - history and facts
- Superscalar, VLIW, and EPIC processors
- Itanium
 - some implementation details
- A noptimization
 - I adding **nop**s to a program may improve its performance


IA-64 roadmap



Source: "ItaniumTM Processor Overview and the IA-64 Roadmap", Intel, March 2000

IA-64 performance


- Itanium @ 800 MHz vs. UltraSparc III @ 750 MHz:
 - 43% faster for transaction processing
 - 27% faster for floating point processing



Source: "ItaniumTM Processor Overview and the IA-64 Roadmap", Intel, March 2000


IA-64 performance

IDEA encryption algorithm




Superscalar vs. VLIW

Superscalar



- dynamic scheduling
- complex hardware
- can adapt to variable load lat.
- compact code


VLIW



- static scheduling
- simplier hardware
- uses a worst-case scheduling
- additional NOPs (waste of memory space and bandwidth)

EPIC and VLIW

- EPIC: Explicitly Parallel Instruction Computing
 - code "compression" by removing some additional NOPs
 - instruction bundle:



- I the tag, or template, describes:
 - I the type (branch, load/store, integer, floating point,...) of the instructions
 - I the dependences between the instructions
 - I the dependence between this bundle and the next one
- extended instructions


EPIC: code example

```
M/I add r1 = r2, r3
M/I add r4 = r5, r6 ;; MI|I
M/I sub r7 = r8, r1
    1d4 	 r57 = [r56]
 M
     fadd f10 = f12, f13
 F
                                MFI
\boldsymbol{\mathcal{I}}
    nop.i
M
    nop.m
    fadd r14 = f15, f16
F
                               MFI
M/I add r16 = r18, r19
     st4 [r4] = r67 ;;
M
                                M MI
M/I add r24 = r56, r57
M/I add r28 = r57, r58
```

EPIC advantages and drawbacks

- EPIC advantages (vs. VLIW)
 - reduced code size
 - the same code can be executed on different processor implementations (e.g. different number of functional units)
- **EPIC** drawbacks
 - cannot manage cache misses/hits in a flexible way
 - requires a more complex decode/dispatch unit than VLIW

Itanium and DEVIL



Source: "Instruction-level parallelism for Low-power Embedded Processors", Jean-Michel Puiatti, June 1999

Itanium

- Hardware architecture
 - functional units
 - 2 memory units
 - 2 integer units
 - 2 floating points units
 - 3 branch units
- First Bundle Dispersal Window Second Bundle


 M F I M I B M:I:I: M:I:B:

 Dispersed Instruction Dispersal

 M0 M1 I0 I1 F0 F1 B0 B1 B2
- size of dispersal window
 - 2 bundles
- very simple dispatching policy
- I up to 6 new instructions are executed per clock cycle (Intel says that "EPIC enables up to 20 operations per clock")

Itanium

Instruction dispatch example



Itanium

- Instruction latencies
 - published by Intel, "verified" on a prototype machine
 - depend on source and target instructions

```
add r32 = 4, r32;; // cycle 0 add r32 = 4, r32;; // cycle 0 and r33 = r32, r33 // cycle 1 ld4 r33 = [r32] // cycle 2
```

very long bypass latency between a multimedia and an integer instruction

```
and r35 = r32, r33 ;; // cycle 0
and r35 = r35, r34 ;; // cycle 1
padd2 r37 = r35, r36 // cycle 4
```

```
padd2 r35 = r32, r33 ;; // cycle 0
padd2 r35 = r35, r34 ;; // cycle 2
and r37 = r35, r36 // cycle 14
```

Itanium: bypass latencies

Source Instruction Class	Target Instruction Class	Total Latency
IALU (for I slot instructions only)	LD,ST/address register	IALU + 1
ILOG	LD,ST/address register	ILOG+1
LD	LD,ST/address register	LD+1
IALU, ILOG	MMMUL, MMSHF, MMALU	IALU+2, ILOG+2
LD	MM operation	LD+1
MM operations	IALU, ILOG, ISHF, ST, LD	If scheduled <4 cycles apart, 10 clocks; If schedule >=4 cycles apart) 4 clocks
TOBR, TOPR, TOAR (pfs only)	BR	0
FRBR, FRCR, FRIP, or FRAR (FRxx)	MMMUL, MMSHF, MMALU	FRxx + 1
FMAC	FMISC, ST, FRFR	FMAC+2
SFxxx (32-bit parallel floating point)	Fxxx (64/82-bit floating point)	SFxxx + 2 cycles
Fxxx (64/82-bit floating point)	SFxxx (32-bit parallel floating point)	Fxxx + 2 cycles

Source: "ItaniumTM Processor Microarchitecture Reference", Intel, March 2000



Here are two loops; which one is the fastest?

Loop1:

Loop2:

measured duration:

Loop1 : 16 cycles

Loop2 : 5 cycles

```
padd2 r34 = r32, r33 ;; // 1
nop ;; // 2
nop ;; // 3
nop ;; // 4
xor r36 = r34, r35 // 5
```

br Loop2

A noptimization


- Example
 - Compiler: gcc -O4

```
shladd r16 = r15, 3, r19
;;

ld8 r14 = [r16]
adds r15 = 1, r15
;;
shl r14 = r14, r18
sxt4 r15 = r15
;;
adds r14 = 1, r14
cmp4.gt p6, p7 = r17, r15
;;
st8 [r16] = r14
(p6) br.cond.dptk .L6
```


A noptimization

Results




A noptimization

Compiler comparison: gcc vs. SGI Pro64™



IDEA

Effect of the noptimization



Conclusion

- Itanium is only the first implementation of IA-64
- IA-64 processors can execute IA-32 code
- Itanium and the LSL:
 - Itanium
 - predicated execution
 - instruction coding (EPIC)

- LSL
 - picopascaline
 - DEVIL