


# Root [1]

Technical Sheet Only!  
Please refer to the subsequent sheets for schematic

Power



File: power.kicad\_sch

Sensor



File: Sensor.kicad\_sch

System



File: System.kicad\_sch

eFuse




File: efuse.kicad\_sch

Czech Technical University in Prague

Sheet: /  
File: VoxSense.kicad\_sch**Title: VoxSense Sensor Board – Root**Size: A4 Date: 2025-11-17  
KiCad E.D.A. 9.0.4Rev: 1.0  
Id: 0/5

# eFuse [1]



Czech Technical University in Prague



Sheet: /eFuse/  
File: efuse.kicad\_sch

Title: eFuse

Size: A4 Date: 2025-12-04  
KiCad E.D.A. 9.0.4


Rev: 1.0  
Id: 1/5

# Power [2]



## FPGA Power Delay





Note that CRESET is active LOW, meaning the FPGA is active when CRESET is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.



$C \text{ [uF]} = (\text{T}_\text{delay} \text{ [uS]} - 80\text{uS}) / 618937$   
 $32\text{nF} = (20,000\text{uS} - 80\text{uS}) / 618937$

The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

## FPGA Power Input



Czech Technical University in Prague


Sheet: /Power/  
File: power.kicad\_sch

**Title:** Power




Size: A4 | Date: 2025-11-09  
KiCad E.D.A. 9.0.4

**Rev:** 1.0  
**Id:** 2/5

# System [3]



# Sensor [4]



Czech Technical University in Prague

Sheet: /Sensor/  
File: Sensor.kicad\_sch

**Title:** Sensor

Size: A4 | Date: 2025-11-18  
KiCad E.D.A. 9.0.4

**Rev:** 1.0  
Id: 4/5