


# Root [0]


Technical Sheet Only!  
Please refer to the subsequent sheets for schematic



File: power.kicad\_sch




File: Sensor.kicad\_sch



File: connectivity.kicad\_sch




File: System.kicad\_sch



File: efuse.kicad\_sch

Czech Technical University in Prague	
Sheet: /	
File: VoxSense.kicad_sch	
<b>Title: VoxSense Sensor Board – Root</b>	
Size: A4	Date: 2025-11-17
KiCad E.D.A. 9.0.6	Rev: 1.0
	Id: 0/6



# eFuse [1]



Czech Technical University in Prague


Sheet: /eFuse/  
File: efuse.kicad\_sch**Title: eFuse**Size: A4 | Date: 2025-12-04  
KiCad E.D.A. 9.0.6Rev: 1.0  
Id: 1/6

# Power [2]



## FPGA Power Delay



Note that CRESET is active LOW, meaning the FPGA is active when CRESET is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.




$C \text{ [uF]} = (\text{T}_{\text{delay}} \text{ [uS]} - 80\text{uS}) / 618937$   
 $32\text{nF} = (20,000\text{uS} - 80\text{uS}) / 618937$

The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

## FPGA Power Input




IC40 Hardware Checklist  
Technical Note



Filtering suggested by the manufacturer

## IO Supply

Multiple net names are used to indicate the I/O banks throughout the schematic



Czech Technical University in Prague

Sheet: /Power/  
File: power.kicad\_sch

**Title:** Power


Size: A4 | Date: 2025-11-09  
KiCad E.D.A. 9.0.6

**Rev:** 1.0  
Id: 2/6


# System [3]

1 2 3 4 5 6


## Tag Connect Programming Interface




## FPGA Manual Reset




## External Oscillator




## PicoBlade Programming Connector



## Open-Drain Outputs



## SPI Flash



Czech Technical University in Prague

Sheet: /System/  
File: System.kicad\_sch




Title: System

Size: A4 Date: 2025-11-17  
KiCad E.D.A. 9.0.6

Rev: 1.0  
Id: 3/6

1 2 3 4 5 6

# Sensor [4]



Czech Technical University in Prague




Sheet: /Sensor/  
File: Sensor.kicad\_sch

**Title: Sensor**

Size: A4 Date: 2025-11-18  
KiCad E.D.A. 9.0.6

Rev: 1.0  
Id: 4/6

# Connectivity [5]



Czech Technical University in Prague

Sheet: /Connectivity/  
File: connectivity.kicad\_sch

Title: Connectivity

Size: A4 Date: 2025-12-21  
KiCad E.D.A. 9.0.6

Rev: 1.0  
Id: 5/6