

Root [0]

Technical Sheet Only!
Please refer to the subsequent sheets for schematic

Power



File: power.kicad_sch

Sensor




File: Sensor.kicad_sch

Connectivity



File: connectivity.kicad_sch

System



File: System.kicad_sch

eFuse



File: efuse.kicad_sch

Czech Technical University in Prague

Sheet: /
File: VoxSense.kicad_sch

Title: **VoxSense Sensor Board – Root**

Size: A4


Date: 2025–11–17

Rev: 1.0

KiCad E.D.A. 9.0.6

Id: 0/6

eFuse [1]



Czech Technical University in Prague

Sheet: /eFuse/

File: efuse.kicad_sch

Title: eFuse

Size: A4

Date: 2025-12-04


Rev: 1.0

KiCad E.D.A. 9.0.6

Id: 1/6


Power [2]

Core Supply Voltage



FPGA Power Delay


Note that CRESET is active LOW, meaning the FPGA is active when CRESET is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.



$$C [\mu F] = (T_{\text{delay}} [\mu S] - 80\mu S) / 618937$$
$$32\text{nF} = (20.000\mu S - 80\mu S) / 618937$$

The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

NVCM Supply




The NVCM regulator can be omitted and the VPP2V5 pin can be connected directly to 3V3 in order to save cost.

The pin can handle 3.6V.



A diode can be used to drop the voltage before by roughly 0.7V

IO Supply



EN_HIGH = 0.9V
EN_LOW = 0.3V
EN_MAX = 6.5V

FPGA Power Input



Czech Technical University in Prague

Sheet: /Power/
File: power.kicad_sch

Title: Power

Size: A4 Date: 2025-11-09

KiCad E.D.A. 9.0.6


Rev: 1.0

Id: 2/6


System [3]

NEXT REVISION:
There is an imbalance of 22R resistors!
No resistors on the CDONE and CRESET


Tag Connect Programming Interface




FPGA Manual Reset




External Oscillator




PicoBlade Programming Connector



Open-Drain Outputs



SPI Flash



Czech Technical University in Prague

Sheet: /System/
File: System.kicad_sch


Title: System

Size: A4 Date: 2025-11-17
KiCad E.D.A. 9.0.6


Rev: 1.0
Id: 3/6

Sensor [4]


I2C Interface



BN0086



BN0086 Crystal



Czech Technical University in Prague

Sheet: /Sensor/
File: Sensor.kicad_sch

Title: Sensor

Size: A4 Date: 2025-11-18

KiCad E.D.A. 9.0.6


Rev: 1.0

Id: 4/6


Connectivity [5]

VoxLink Ethernet Connection + Bus / Daisy Chain Switch


No Placement (NOP) – Used for the possibility of terminating the differential pairs to prevent reflections



Architecture Selection



Termination Resistors



Czech Technical University in Prague

Sheet: /Connectivity/
File: connectivity.kicad_sch

Title: Connectivity

Size: A4 Date: 2025-12-21
KiCad E.D.A. 9.0.6

Rev: 1.0
Id: 5/6