

Root [1]

Technical Sheet Only!
Please refer to the subsequent sheets for schematic

Power



File: power.kicad_sch

Sensor




File: Sensor.kicad_sch

System



File: System.kicad_sch

eFuse



File: efuse.kicad_sch

Czech Technical University in Prague

Sheet: /
File: VoxSense.kicad_sch

Title: **VoxSense Sensor Board – Root**

Size: A4


Date: 2025–11–17

Rev: 1.0

KiCad E.D.A. 9.0.4

Id: 0/5

eFuse [1]



Czech Technical University in Prague

Sheet: /eFuse/
File: efuse.kicad_sch

Title: eFuse

Size: A4 Date: 2025-12-04


KiCad E.D.A. 9.0.4

Rev: 1.0

Id: 1/5


Power [2]

Core Supply Voltage



FPGA Power Delay

Note that CRESET is active LOW, meaning the FPGA is active when CRESET is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.



$$C [\mu F] = (T_{\text{delay}} [\mu S] - 80\mu S) / 618937$$
$$32nF = (20.000\mu s - 80\mu s) / 618937$$

The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

FPGA Power Input






Figure 2-1: Typical Power Supply Filter

NVCM Supply




The NVCM regulator can be omitted and the VPP2V5 pin can be connected directly to 3V3 in order to save cost.

The pin can handle 3.6V.

A diode can be used to drop the voltage before by roughly 0.7V

IO Supply

Multiple net names are used to indicate the I/O banks throughout the schematic



EN_HIGH = 0.9V
EN_LOW = 0.3V
EN_MAX = 6.5V

Czech Technical University in Prague

Sheet: /Power/
File: power.kicad_sch

Title: Power

Size: A4 Date: 2025-11-09


KiCad E.D.A. 9.0.4

Rev: 1.0


Id: 2/5

System [3]


FPGA Manual Reset




External Oscillator




Open-Drain Outputs




PicoBlade Programming Connector




Tag Connect Programming Interface



PicoBlade Programming Connector



SPI Flash



Chip is active when CRESET is LOW

CDONE is an Open-Drain Output which goes high after the device has been configured successfully

See: iCE40 Programming and Configuration app note Section 9.2. SPI PROM Requirements

If LED shines, the device has not been configured properly!

Czech Technical University in Prague

Sheet: /System/

File: System.kicad_sch

Title: System


Size: A4 Date: 2025-11-17

KiCad E.D.A. 9.0.4

Rev: 1.0

Id: 3/5

VoxLink Ethernet Connection




Pin	Pin Type	Bank	Differential Pair	CM36A
IOB_0A	PIN	2	TRUE of IOB_1b	F1
IOB_1B	PIN	2	COMP of IOB_0a	E1
IOB_3B_G5	GBIN	2		F2
IOB_4A	PIN	2	TRUE of IOB_5b	D1
IOB_5B	PIN	2	COMP of IOB_4a	C1
IOB_6A	PIN	2	TRUE of IOB_7b_G5	E2
IOB_7B_G5	GBIN	2	COMP of IOB_6a	F3
IOB_8A_G4	PIN	2	TRUE of IOB_11b	D2
IOB_10A	PIN	2	TRUE of IOB_11b	D6

Table of differential comparator pin pairs


No Placement (NOP) - Used in case a differential driver would not work -> NEGATIVE can be tied to GND

Sensor [4]


I2C Interface



BN0086



BN0086 Crystal



Czech Technical University in Prague

Sheet: /Sensor/
File: Sensor.kicad_sch

Title: Sensor

Size: A4 Date: 2025-11-18

KiCad E.D.A. 9.0.4

Rev: 1.0

Id: 4/5