

Root [0]


Technical Sheet Only!
Please refer to the subsequent sheets for schematic



File: power.kicad_sch




File: Sensor.kicad_sch



File: connectivity.kicad_sch




File: System.kicad_sch



File: efuse.kicad_sch

Czech Technical University in Prague	
Sheet: /	
File: VoxSense.kicad_sch	
Title:	VoxSense Sensor Board – Root
Size: A4	Date: 2025-11-17
KiCad E.D.A. 9.0.6	Rev: 1.0
	Id: 0/6



eFuse [1]



Czech Technical University in Prague


Sheet: /eFuse/
File: efuse.kicad_sch**Title: eFuse**Size: A4 | Date: 2025-12-04
KiCad E.D.A. 9.0.6Rev: 1.0
Id: 1/6

Power [2]



FPGA Power Delay




Note that CRESET is active LOW, meaning the FPGA is active when CRESET is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.



$C \text{ [uF]} = (\text{T}_{\text{delay}} \text{ [\mu s]} - 80\mu\text{s}) / 618937$
 $32\text{nF} = (20,000\mu\text{s} - 80\mu\text{s}) / 618937$


The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

FPGA Power Input



IO Supply

Multiple net names are used to indicate the I/O banks throughout the schematic



Czech Technical University in Prague

Sheet: /Power/
File: power.kicad_sch

Title: Power

Size: A4 | Date: 2025-11-09
KiCad E.D.A. 9.0.6


Rev: 1.0
Id: 2/6

System [3]


1 2 3 4 5 6

NEXT REVISION:
There is an imbalance of 22R resistors!
No resistors on the CDONE and CRESET


Tag Connect Programming Interface




FPGA Manual Reset




External Oscillator




PicoBlade Programming Connector



Open-Drain Outputs



SPI Flash



Czech Technical University in Prague

Sheet: /System/
File: System.kicad_sch




Title: System

Size: A4 Date: 2025-11-17
KiCad E.D.A. 9.0.6

Rev: 1.0
Id: 3/6

1 2 3 4 5 6

Sensor [4]



Czech Technical University in Prague




Sheet: /Sensor/
File: Sensor.kicad_sch

Title: Sensor

Size: A4 | Date: 2025-11-18
KiCad E.D.A. 9.0.6

Rev: 1.0
Id: 4/6

Connectivity [5]



Czech Technical University in Prague

Sheet: /Connectivity/
File: connectivity.kicad_sch

Title: Connectivity

Size: A4 Date: 2025-12-21
KiCad E.D.A. 9.0.6

Rev: 1.0
Id: 5/6