

# Root [1]

Technical Sheet Only!  
Please refer to the subsequent sheets for schematic

Power




File: power.kicad\_sch

Sensor




File: Sensor.kicad\_sch

System



File: System.kicad\_sch

eFuse



File: efuse.kicad\_sch

Czech Technical University in Prague

Sheet: /

File: VoxSense.kicad\_sch

**Title: Root**

Size: A4


Date: 2025-11-17

Rev: 1.0

KiCad E.D.A. 9.0.4

Id: 0/5

# eFuse [1]



Czech Technical University in Prague

Sheet: /eFuse/

File: efuse.kicad\_sch

Title: eFuse

Size: A4

Date: 2025-12-04


Rev: 1.0

KiCad E.D.A. 9.0.4


Id: 1/5

# Power [2]

## Core Supply Voltage



## NVCM Supply




The NVCM regulator can be omitted and the VPP2V5 pin can be connected directly to 3V3 in order to save cost.

The pin can handle 3.6V.

A diode can be used to delay the voltage before by roughly 0.7V

## FPGA Power Delay



Note that  $\overline{\text{CRESET}}$  is active LOW, meaning the FPGA is active when  $\overline{\text{CRESET}}$  is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.



$$C [\mu\text{F}] = (T_{\text{delay}} [\mu\text{S}] - 80\mu\text{S}) / 618937$$
$$32\text{nF} = (20,000\mu\text{s} - 80\mu\text{S}) / 618937$$


The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

## FPGA Power Input



## IO Supply

Multiple net names are used to indicate the I/O banks throughout the schematic



EN\_HIGH = 0.9V  
EN\_LOW = 0.3V  
EN\_MAX = 6.5V

Czech Technical University in Prague

Sheet: /Power/  
File: power.kicad\_sch

Title: Power

Size: A4 Date: 2025-11-09


KiCad E.D.A. 9.0.4

Rev: 1.0

Id: 2/5


# System [3]

## FPGA Manual Reset




## Open-Drain Outputs


Used for LED driving



## External Oscillator




## Tag Connect Programming Interface




## SPI Flash

Part choice may be subject to change in the next revision



## VoxLink Ethernet Connection



Pin	Pin Type	Bank	Differential Pair	CM36A
IOB_0A	PIN	2	TRUE of IOB_3b	F1
IOB_1B	PIN	2	COMP of IOB_0a	E1
IOB_3B_G5	GBIN	2	TRUE of IOB_5b	F2
IOB_4A	PIN	2	TRUE of IOB_5b	D1
IOB_5B	PIN	2	COMP of IOB_4a	C1
IOB_6A	PIN	2	TRUE of IOB_7b_G5	E2
IOB_7B_G5	GBIN	2	COMP of IOB_6a	F3
IOB_8A_G4	GBIN	2	TRUE of IOB_11b	D6
IOB_10A	PIN	2	TRUE of IOB_11b	D6

Table of differential comparator pin pairs

No Placement (NOP) - Used in case a differential driver would not work -> **NEGATIVE** can be tied to GND

Czech Technical University in Prague

Sheet: /System/

File: System.kicad\_sch

Title: System

Size: A4

Date: 2025-11-17


KiCad E.D.A. 9.0.4

Rev: 1.0


Id: 3/5

# Sensor [4]


## I2C Interface



## BN0086



## BN0086 Crystal



Czech Technical University in Prague

Sheet: /Sensor/  
File: Sensor.kicad\_sch

Title: Sensor

Size: A4 Date: 2025-11-18

KiCad E.D.A. 9.0.4

Rev: 1.0

Id: 4/5