

Root [1]

Technical Sheet Only!
Please refer to the subsequent sheets for schematic

Power



File: power.kicad_sch

Sensor



File: Sensor.kicad_sch

System



File: System.kicad_sch

eFuse




File: efuse.kicad_sch

Czech Technical University in Prague

Sheet: /
File: VoxSense.kicad_sch**Title: VoxSense Sensor Board – Root**Size: A4 Date: 2025-11-17
KiCad E.D.A. 9.0.4Rev: 1.0
Id: 0/5

eFuse [1]



Czech Technical University in Prague



Sheet: /eFuse/
File: efuse.kicad_sch

Title: eFuse

Size: A4 Date: 2025-12-04
KiCad E.D.A. 9.0.4


Rev: 1.0
Id: 1/5

Power [2]



FPGA Power Delay




Note that CRESET is active LOW, meaning the FPGA is active when CRESET is HIGH. This requires a RESET variant of the TLV840 chip which active LOW, meaning it is the correct reset logic.



$C[\mu F] = (T_{delay} [\mu s] - 80\mu s) / 618937$
 $32nF = (20,000\mu s - 80\mu s) / 618937$


The FPGA wakes up after roughly 10us, however, the memory takes 150us to boot. We need to delay the FPGA startup, so that the flash memory is ready.

FPGA Power Input



IO Supply

Multiple net names are used to indicate the I/O banks throughout the schematic



Czech Technical University in Prague








Sheet: /Power/
File: power.kicad_sch

Title: Power

Size: A4 | Date: 2025-11-09
KiCad E.D.A. 9.0.4

Rev: 1.0
Id: 2/5

System [3]



Czech Technical University in Prague

Sheet: /System/
File: System.kicad_sch

Title: System




Size: A4 Date: 2025-11-17

KiCad E.D.A. 9.0.4

Rev: 1.0

Id: 3/5

Sensor [4]



Czech Technical University in Prague

Sheet: /Sensor/
File: Sensor.kicad_sch

Title: Sensor

Size: A4 | Date: 2025-11-18
KiCad E.D.A. 9.0.4

Rev: 1.0
Id: 4/5