Root [0]

Technical Sheet Only!
Please refer to the subsequent sheets for schematic

FPGA
File: fpga.kicad_sch

Connectivity
File: Connectivity.kicad_sch

Reviewer: Michal Varsanyi
Designer: Michal Varsanyi
Czech Technical University in Prague

Sheet: /
File: Core_Module.kicad_sch

Title: Root

Size: A4	Date: 2026-03-31	**Rev: 2.0**
KiCad E.D.A. 10.0.0		Id: 0/3

FPGA [1]



Reviewer: Michal Varsanyi
Designer: Michal Varsanyi
Czech Technical University in Prague
Sheet: /FPGA/
File: fpga.kicad_sch

Title: FPGA

Size: A4 | Date: 2026-03-31 | Rev: 2.0
KiCad E.D.A. 10.0.0 | Id: 1/3

Connectivity [2]



Reviewer: Michal Varsanyi
Designer: Michal Varsanyi
Czech Technical University in Prague
Sheet: /Connectivity/
File: Connectivity.kicad_sch

Title: Connectivity

Size: A4 | Date: 2026-03-31 | **Rev: 2.0**
KiCad E.D.A. 10.0.0 | Id: 2/3