

Root [0]

Technical Sheet Only!
Please refer to the subsequent sheets for schematic

FPGA



File: fpga.kicad_sch

Connectivity




File: Connectivity.kicad_sch


Reviewer: Michal Varsanyi		
Designer: Michal Varsanyi		
Czech Technical University in Prague		
Sheet: /		
File: Core_Module.kicad_sch		
Title: Root		
Size: A4	Date: 2026-03-31	Rev: 2.0
KiCad E.D.A. 10.0.0	Id: 0/3	

FPGA [1]


Core Supply Voltage




External Oscillator




Bank 0 I/O



FPGA Power Input



NVCM Supply




The NVCM regulator can be omitted and the VPP2V5 pin can be connected directly to 3V3 in order to save cost.


The pin can handle 3.6V.

A diode can be used to drop the voltage before by roughly 0.7V


IO Supply




Input Snubber




SPI Flash



Open-Drain Outputs



Bank 2 I/O



Reviewer: Michal Varsanyi
Designer: Michal Varsanyi
Czech Technical University in Prague
Sheet: /FPGA/
File: fpga.kicad_sch


Title: FPGA

Size: A4 Date: 2026-03-31
KiCad E.D.A. 10.0.0


Rev: 2.0
Id: 1/3

Connectivity [2]

Edge Connectors



ESD Protection



Reviewer: Michal Varsanyi
Designer: Michal Varsanyi
Czech Technical University in Prague

Sheet: /Connectivity/
File: Connectivity.kicad_sch

Title: Connectivity

Size: A4 Date: 2026-03-31
KiCad E.D.A. 10.0.0

Rev: 2.0
Id: 2/3