ECE 298A

Duties and Contributions

Design/Documentation:

- Function Design Michelle and Noah
- Timing Diagrams Michelle
- Block Diagram Michelle
- I/O Table Noah

Implementation:

- LFSR Michelle
- WAIT State Michelle
- 32Bit Memory Michelle
- IDLE State Michelle
- State Encoder & Decoder Noah
- CHECK State Noah
- DISPLAY State Noah
- Integration Michelle

Testing:


- Each student conducted unit testing on their respective modules.
- Integration & Functional Testing Michelle and Noah
- Static Timing Analysis Michelle

Trello:


https://trello.com/b/HQXW0MiP/ece298a-simon-says

Git Branches:

(from previous IHP template)



(from current SKY130 template)



Functional Testing

The 'test_simon.py' file read user input values from vectors.csv. The test simulates the loading (or IDLE) portion of the game where the random colour sequence is generated and stored. The completion of each state is tested. The user inputs are used during the WAIT state and compares with the sequence stored in memory. The expected win / loss of the round is also tested.

```
ST info: dumpfile sim_build/tt_um_simonsays.fst opened for output.
750.00ns INFO cocotb.tt um simonsays
                                                                                   Vector 1: mem=0x1 player=0xa5298a22 expect=PASS
[ASSERT] rising edge complete_idle detected
[ASSERT] rising edge complete_wait detected
[ASSERT] rising edge complete_check detected
  2550.00ns INFO
                               cocotb
 34550.00ns INFO
34650.00ns INFO
                               cocotb
                              cocotb
 35450.00ns INFO
                              cocotb.tt_um_simonsays
                                                                                   Vector 2: mem=0x2 player=0x320c03c0 expect=PASS
[ASSERT] rising edge complete_idle detected
[ASSERT] rising edge complete_wait detected
[ASSERT] rising edge complete_check detected
37250.00ns INFO
69250.00ns INFO
69350.00ns INFO
70150.00ns INFO
                              cocotb
                              cocotb
                               cocotb
                              cocotb.tt_um_simonsays
                                                                                   Vector 3: mem=0x3 player=0x0531cc73 expect=PASS
71950.00ns INFO
103950.00ns INFO
104050.00ns INFO
                                                                                   [ASSERT] rising edge complete_idle detected
[ASSERT] rising edge complete_wait detected
[ASSERT] rising edge complete_check detected
                              cocotb
                              cocotb
                              cocotb
104850.00ns INFO
                               cocotb.tt_um_simonsays
                                                                                   Vector 4: mem=0x4 player=0x01234567 expect=FAIL
                                                                                   Vector 4: mem—ex4 player—exel234567 expect=7

[ASSERT] rising edge complete_uait detected

[ASSERT] rising edge complete_wait detected

[ASSERT] rising edge complete_check detected


✓ All vectors passed


simon_system_test passed
106650.00ns INFO
                               cocotb
138650.00ns INFO
138750.00ns INFO
138750.00ns INFO
                               cocotb
                              cocotb
                              cocotb.tt_um_simonsays
                               cocotb.regression
138750.00ns INFO
138750.00ns INFO
                              cocotb.regression
                                                                                   ******************************
                                                                                   ** TEST
                                                                                                                                    STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
                                                                                   ************************
                                                                                   ** test_simon.simon_system_test
                                                                                                                                                    138750.00
                                                                                                                                                                                  0.12
                                                                                                                                                                                              1149890.70 **
                                                                                                                                                                                                699650.73
                                                                                   ** TESTS=1 PASS=1 FAIL=0 SKIP=0
                                                                                   *******************************
```

Unit Testing

The functionality of each module was tested using Verilog testbenches located in a 'Unit Tests' folder in the test directory.

(Display_state module coco_tb testing)







(start_reg module Verilog testbench)




(LFSR module Verilog testbench)



(Idle_state module Verilog testbench)



(Check_state module Verilog testbench)



(MEM module Verilog testbench)



```
Static Timing Analysis
  Marker A
Clock clk
       0.52 source latency _0989 /CLK ^
-0.54 target latency _0971_/CLK ^
-0.10 clock uncertainty
        0.00 CRPR
      -0.13 hold skew
                                                                                                                         Not
  Check type
                                                                        Total
                                                                                                                  Annotated
                                                                                           Annotated
   cell hold arcs
                                                                            128
                                                                           128
                                                                                                                              128
  Startpoint: _0985_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uo_out[4] (output port clocked by clk)
Path Group: Clk
  Path Type: min
Corner: ff
      Delay
                        Time Description
                                      clock clk (rise edge)
clock network delay (propagated)
_0985_/CLK (sky130_fd_sc_hd__dfxtp_1)
_0985_/Q (sky130_fd_sc_hd__dfxtp_1)
_1080_/X (sky130_fd_sc_hd__buf_2)
        0.00
        0.29
                         0.29
        0.00
0.23
0.07
                        0.29
0.52
0.59
                                      uo_out[4] (out)
data arrival time
        0.00
                         0.59
                        0.59
        0.00
0.00
0.10
0.00
                                       clock clk (rise edge)
                        0.00
0.10
0.10
                                       clock network delay (propagated)
                                      clock uncertainty
clock reconvergence pessimism
output external delay
                        2.60
2.60
                                       data required time
                        2.60
                                      data required time
data arrival time
                        -0.59
                       -2.01 slack (VIOLATED)
 Startpoint: 0955_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: 0970_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
  Corner: ss
      Delay
                        Time Description
                                      clock clk (rise edge)
                        0.00 clock clk (rise edge)
0.53 clock network delay (propagated)
0.53 ^ 0955_/CLK (sky130_fd_sc_hd_dfxtp_1)
1.15 ^ 0955_/Q (sky130_fd_sc_hd_or4bb_1)
2.05 v _0587_/X (sky130_fd_sc_hd_or4bb_1)
2.72 v _0595_/X (sky130_fd_sc_hd_or3_1)
3.71 ^ _0664_/Y (sky130_fd_sc_hd_nor4_1)
4.15 v _0668_/Y (sky130_fd_sc_hd_nor3_1)
4.73 v _0674_/X (sky130_fd_sc_hd_o311a_1)
4.73 v _0970_/D (sky130_fd_sc_hd_dfxtp_1)
4.73 data arrival time
        0.00
0.62
        0.89
        0.68
        0.98
0.45
0.58
         0.00
    100.00
0.52
                                       clock clk (rise edge)
clock network delay (propagated)
                     100.00
                     100.52
100.42
                                      clock uncertainty
clock reconvergence pessimism
_0970_/CLK (sky130_fd_sc_hd__dfxtp_1)
library setup time
data required time
       -0.10
        0.00
                     100.42
                     100.42
       -0.21
                     100.20
                     100.20
                     100.20
                                       data required time
                                       data arrival time
                      95.47
                                      slack (MET)
```

STA Pre Layout (sta_prepnr)

	Hold Worst	Reg to		Hold Vio	of which reg to	Setup Worst	Reg to	Setup	Setup Vio	of which reg to	Max Cap	 Max Slew
Corner/Group	Slack	Paths	Hold TNS	Count	reg	Slack	Reg Paths	TNS	Count	reg	Violatio	Violati
Overall	0.0425	0.0425	0.0000	0	0	11.4656	N/A	0.0000	0	0	1	64
nom_tt_025C_1v80	0.1979	0.1979	0.0000	0	0	13.5272	N/A	0.0000	0	0	0	62
nom_ss_100C_1v60	0.6215	0.6215	0.0000	0	0	11.4656	N/A	0.0000	0	0	1	64
nom ff n40C 1v95	0.0425	0.0425	0.0000	0	ĺø	14.3679	N/A	0.0000	0	0	0	62

STA Post Layout (sta_postpnr)

Corner/Group	Hold Worst Slack	Reg to Reg Paths	Hold TNS	Hold Vio Count	of which reg to reg	Setup Worst Slack	Reg to	Setup TNS	Setup Vio	of which reg to reg	 Max Cap Violatio	 Max Slew Violati
Overall	0.1043	0.1043	0.0000	0	0	12.2697	N/A	0.0000	0	0	0	19
nom_tt_025C_1v80	0.3040	0.3040	0.0000	0	0	13.9526	N/A	0.0000	0	0	0	0
nom_ss_100C_1v60	0.8346	0.8346	0.0000	0	0	12.3530	N/A	0.0000	0	0	0	19
nom_ff_n40C_1v95	0.1056	0.1056	0.0000	0	0	14.6602	N/A	0.0000	0	0	0	0
min_tt_025C_1v80	0.3004	0.3004	0.0000	0	0	14.0032	N/A	0.0000	0	0	0	0
min_ss_100C_1v60	0.8284	0.8284	0.0000	0	0	12.4382	N/A	0.0000	0	0	0	
min_ff_n40C_1v95	0.1043	0.1043	0.0000	0	0	14.6881	N/A	0.0000	0	0	0	0
max_tt_025C_1v80	0.3081	0.3081	0.0000	0	0	13.9070	N/A	0.0000	0	0	0	0
max_ss_100C_1v60	0.8416	0.8416	0.0000	0	0	12.2697	N/A	0.0000	0	0	0	19
max_ff_n40C_1v95	0.1072	0.1072	0.0000	0	0	14.6350	N/A	0.0000	0	0	0	0