## Laurea Magistrale in Ingegneria Informatica

# Architetture dei Sistemi di Elaborazione (02GOLOV)

Paolo BERNARDI - Ernesto SANCHEZ

# Main responsible

- (AAA-GRA)
- Paolo BERNARDI
- Department of Control and Computer Engineering
- DAUIN (4th floor).
- http://goo.gl/Zg5wE
- Tel. 011 090 7183
- e-mail paolo.bernardi@polito.it



# Main responsible

- (GRB-ZZZ)
- Ernesto SANCHEZ
- Department of Control and Computer Engineering
- DAUIN (4th floor).
- http://goo.gl/Zg5wE
- Tel. 011 090 7182
- e-mail ernesto.sanchez@polito.it



# Teaching assistants (AAA-GRA)

- Francesco Angione, Giorgio Insinga
- Tel. 011 090 7091
- e-mail





# Teaching assistants (GRB-ZZZ)

- Annachiara RUOSPO
- Tel. 011 090 7029
- e-mail annachiara.ruospo@polito.it




#### Goal of the course

- The course aims at providing the students with a basic knowledge about the architecture of modern microprocessor-based systems, with special emphasis on the microprocessor core
- The course is structured in two main blocks:
  - 1. Modern processor architecture
  - ARM-based system.

# Prerequisites


- The course is better followed if the student owns the basic knowledge about
  - The basic architecture of a computer system
  - The basic architecture and behavior of microprocessor-based systems
- Some programming knowledge is also assumed.

Computer Organisation: Fifth Edition
Carl Hamacher, Zvonko Vranesic, Safwat Zaky



#### Content

- Modern processor architecture
  - Introduction to computer design
  - RISC processors architecture and behavior
  - Superscalar processors
  - Disrupting architectures.




~/my\_gem5Dir\$/opt/gem5/build/ALPHA/gem5.opt/opt/gem5/configs/example/se.py -c hello gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. gem5 compiled Sep 20 2017 12:34:54 gem5 started Jan 19 2018 10:57:58 gem5 executing on this\_pc, pid 5477 command line: /opt/gem5/build/ALPHA/gem5.opt/opt/gem5/configs/example/se.py -c hello Global frequency set at 100000000000 ticks per second warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes) 0: system.remote\_gdb.listener: listening for remote gdb #0 on port 7000 warn: ClockedObject: More than one power state change request encountered within the same simulation tick \*\*\*\* REAL SIMULATION \*\*\*\* info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. hola mundo! Exiting @ tick 2623000 because target called exit()


```
----- Begin Simulation Statistics -----
sim seconds
                   0.000003
                              # Number of seconds simulated
sim ticks
                  2623000
                             # Number of ticks simulated
final_tick
                 2623000
                            # Number of ticks from beginning of simulation
               100000000000 # Frequency of simulated ticks
sim_freq
host inst rate
                   1128003
                              # Simulator instruction rate (inst/s)
                              # Simulator op (including micro ops) rate(op/s)
                   1124782
host_op_rate
                               # Simulator tick rate (ticks/s)
                  564081291
host_tick_rate
host_mem_usage
                                # Number of bytes of host memory used
host_seconds
                            # Real time elapsed on the host
                           # Number of instructions simulated
sim_insts
                   5217
                   5217
                           # Number of ops (including micro ops) simulated
sim ops
system.cpu_clk_domain.clock 500
                                   # Clock period in ticks
```

#### Content - 2

- ARM-based systems
  - Basic architecture
  - Assembly language
  - Development board
  - Emulation system.



Keil µVision



# Lectures (AAA-GRA)

#### LAB groups:

- 1. Wednesday  $11:30 13:00 \rightarrow$  students with AAA CHI
- 2. Thursday  $8:30 10:00 \rightarrow \text{ students with CIC GRA}$

	Monday	Tuesday	Wednesday	Thursday	Friday
08:30 - 10:00		Lecture R4		LABInf	
10:00 – 11:30	Lecture R4	Lecture R4			
11:30 – 13:00	Lecture R4		LABInf		
13:00 – 14:30					
14:3					
16:0 La	b starts at	week 2			
17:3					


# Lectures (GRB-ZZZ)

#### LAB groups:

- 1. TUESDAY 13:00 − 14:30 → students from GRECO PANI
- 2. TUESDAY  $14:30 16:00 \rightarrow \text{students from PAOLI} ZURRU$

	MONDAY	TUESDAY	WEDNESD	AY	THURSDAY	FRIDAY
08:30 - 10:00		Lecture 12A				
10:00 – 11:30			L	ab s	starts at w	eek 2
11:30 – 13:00						
13:00 – 14:30		LABInf				
14:30 – 16:00		LABInf				
16:00 – 17:30					Lecture R3	Lecture 3I
17:30 – 19:00					Lecture R3	

LABINF — Laboratorio Didattico di Informatica Avanzata Location



# Visit LABINF before the first laboratory

 Visit the LABINF and contact personnel to create your account or check your old one before the first lab.




#### Labs

- Students will be guided to perform some practical experiences on:
- High level architectural simulators
  - winMIPS64
  - gem5
- ARM Development system and board
  - Keil μVision 5
  - Landtiger board based on a NXP ARM-based System-on-Chip
- There will be 12 lab weeks (we start at week 2 out of 14)
  - 1. Regular tracks for the first 9 labs
  - 2. Two-phases extra-point project during last 3 weeks
- For every lab, the student can upload the filled track and the solution by a deadline in the "elaborati" session of the teaching portal.

Support for remote training by a new, unique, very accurate EMULATOR integrated in the Keil debugger

# Regular labs track example



1) Exercise your assembly skills and learn by example about pipeline optimizations. To write an assembly program called program 1.s (to be delivered) for the MIPS64 architecture and to execute it. The program has to search for the maximum integer number in a vector of 100 elements stored in memory; each element of the vector is 64-bit wise and contains signed integer values. The program saves the obtained value in a variable allocated in memory, called result.

Identify and use the main components of the simulator:

- a. Running the WinMIPS simulator
  - Launch the graphic interface ...\winMIPS64\winmips64.exe
- b. Assembly and check your program:
  - Load the program from the File→Open menu (CTRL-O). In the
    case the of errors, you may use the following command in the
    command line to compile the program and check the errors:
  - ...\winMIPS64\asm program\_1.s
- c. Run your program step by step (F7), identifying the whole processor behavior in the six simulator windows:
  - Pipeline, Code, Data, Register, Cycles and Statistics
- d. Enable one at a time the optimization features that were initially disabled and collect statistics to fill the following table (fill all required data in the table before exporting this file to pdf format to be delivered).


Table 1: Program performance for different processor configurations

Table 1. I rogram performance for different processor configurations				
	Number of clock cycles			
Program	No optimization	Forwarding	Branch Target Buffer	Delay Slot
program_1				

### Extra-points

- All students delivering the solutions of at least the 75% of the first 9
  laboratories qualify to receive lab extra-points with a final project
- The extra-points project will be done during the last 3 labs
- Detailed rules
  - The last delivery date is January 21, 2024
  - It grants **up to 4 extra-points to be added to exam mark** (provided that the exam mark is greater or equal than 18)
  - Extra-points validity is 1 year (4 exam sessions).

# Final project example



Purpose of Part 1: to acquire full confidence in the usage of the KEIL software debug environment to mulate the behaviour of the LPC1768 and the LANDTIGER Board.

This part is evaluated to assign a maximum of 2 extra-points for qualified students taking the exam

Start from the 16b\_sample\_BUTTON\_LED\_NVIC\_PCON\_TIMER project to develop the controller of a pedestrian crossing semaphore.

You are asked to write a program for the LandTiger Board that permits to reproduce the behaviour of a simple semaphore on a pedestrian crossing. An example is provided in figure 1. The crossing is regulated by

- 2 types of traffic lights:
  - o 2-lights pedestrian traffic light (see figure 2) o 3-lights pedestrian traffic light (see figure 3)
- Pushbutton panels for pedestrian request see (figure 4)




Fig 1: general view of the scenario









Computer Architectures 02LSEOV 02LSEOO [AA-LZ] Extra-points Project

Sunday 20/1/2019

Expected delivery of extrapoint\_02.zip must include: The zipped folder of your project

- A 2-pages "application note" in pdf format: the application note is intended to briefly describe the structure of your project, with a synthetic explanation about the configuration of the used system components.

Purpose of Part 2: to acquire full confidence in the usage of the LANDTIGER Board.

This part is evaluated to assign a maximum of 2 extra-points for qualified students taking the exam

Start from the extrapoint\_01 project to implement an advanced version of the controller of the pedestrian crossing semaphore.

You are asked to write a project for the LandTiger Board that implements the following additional functionalities with respect to the basic behaviour already implemented.

- A) Button INTO is used to receive a crossing request from blind persons. This button fully complies with the current behaviour (please see the state diagram of the extra-points lab 1). The additional behaviour to be implemented is the following:
  - 1) As soon as INTO is pressed, the loudspeaker emits a confirmation sound until the button is released.
  - 2) When the traffic light is green for pedestrians, the loudspeaker alternates 1s sound ON and 1 s OFF
  - 3) When the traffic light is flashing green for pedestrians, the loudspeaker alternates sound ON and OFF synchronously with the flashing frequency (according to previous specifications).
  - 4) When the traffic light for pedestrian is red, the sound is OFF.



- B) The Joystick is used to enter into a configuration mode of the traffic light system. This configuration can be entered only in the car=red / pedestrian=green state (please, see the state
  - 1) When the joystick switch is pressed to the right, the traffic light system enters into the "maintenance" status by:
    - i. Flashing red for pedestrians
    - ii. Flashing vellow for cars
    - iii. Flashing frequency is 1 s ON / 1 s OFF iv. The loudspeaker alternates ON/OFF sound
    - with the same frequency of the lights
    - v. The normal behaviour is restored when the Joystick switch is pressed to the left
  - 2) In this mode, it is also possible to use the potentiometer to regulate the loudness of the
    - i. As soon as the potentiometer regulator is turned, the loudspeaker tone loudness is modified according to the regulator position





#### Final examination

In case of remote exam






- The final examination is done at the LABINF and it is composed of 2 parts:
  - 1. Processor architecture related exercises
    - Exercises to be solved by hand
    - Open questions
    - No material can be used during this part
    - A sufficient mark (>=18) on this part is required to access the second
  - 2. ARM-based board programming exercise
    - To be taken at the computer (must pass a compile check)
    - Students will be allowed to use all the material provided in the course page in the polito site and their own projects
    - It will be corrected only if the first part is sufficient (>=18) and the project correctly compiles
- The whole exam lasts 2 hours.
- The written part mark is computed as the average of the two parts, provided that both of them are sufficient (>=18/30 each)
- Extra points rewarded by the final project are summed to the written mark
- Given that the exam returns marks up to 34, the 30 cum laude is given for marks higher than or equal to 33 (>32.5).


# Exam example and evaluation flow-chart

#### Modern Architectures (part 1 – 1h)



#### ARM System-on-Chip (part 2 – 2h)

Computer Architectures	PLEASE FILL THIS FORM
Programming part T1.1 – June 19, 2019	Student name
	IDSignature
Please read accurately:	Delivery time
<ol> <li>The ARM programming part of the exam a duration of 2 hours</li> </ol>	n has Code compiles: yes [] no []
You have to develop an ARM project u the KEIL uVision IDE	sing Code works: yes [] no [] partly []
	available installation (v4.74) to edit, compile and SW debug you
infrastructure and any other web page a ejection from the exam: LABINF persor 6) You can bring a single USB key and use 7) Before the exam time ends you MUST up of your project in in the POLITO teaching portal. Late del	ing portal page; this access will be granted by the LABIN cocess will be denied and all attempts will provoke the immediat med will monitor the network usage along the exam. you personal projects, material and notes.  **pload a ripped folder of the developed project called 20190619.zi; the "elaborates" section of your Computer Architecture accountivery will not be considered valid and always lead rejection.
<ol> <li>The professors will reject delivered pro- your project compilation is free of errors</li> </ol>	jects that produce errors during the compiling phase; make sur
Exercise 1 (max 30 points)	D.
LPC1768 chip.  1) Define and populate a vector called symbolic constant and is higher than range [-100,100] composed of 8 bits	ing functionalities on the LANDTIGER board equipped with the idea of North and the state of
2) Create an empty vector in the RAM	memory called BEST_3 composed by 3 8-bits elements.
	an assembly function that finds the highest 3 elements in the highest 3 vector allocated in RAM. is:
int find_best_3 (int D which returns N at the	ATA_IN[], int N, int BEST_3[]); end of the process.
this for the next one every 0.	EST_3 vector starting from the first one $(i=0)$ , and then, replac
	cular, then, once the last element (i=2) in the BEST_3 vector is first one (i=0).



# Special projects that waive the exam

- By January 23, 2024, it will be possible to submit a candidature to be enrolled in a special project that waives the whole exam
- Eligibility criteria are the following:
  - The student must be attending the course for the first time
  - The student should have delivered all the lab solutions in time, including the final project
- Eligible students should obtain a positive outcome in an interview with the course professors
- Candidature is done by email, attaching a curriculum vitae.


# Textbooks (I)

J.L. Hennessy, D.A. Patterson
 Computer Architecture: a
 Quantitative Approach
 Morgan Kaufmann Publishers, Inc., V
 Edition, 2012




# Textbooks (II)

- Muhammad Ali Mazidi, Sepehr Naimi, Sarmad Naimi, Shujen Chen
- Arm Assembly Language Programming and Architecture
- MicroDigitalEd, 2016



# Textbooks (III)

- S. Furber
- ARM System-on-chip architecture
- Addison-Wesley, 2000, II edition



#### Website

- Students may access to the course page through the institutional course site hosted by "il portale della didattica":
- https://didattica.polito.it/
- where they can found:
  - Transparencies
  - Lab tracks
  - Announcements
  - General information
  - Recorded lectures
- Please take a look to <u>cas.polito.it</u> referring to the previous edition of the course (Computer Architectures, academic year 2018-19).

#### Communications

- Students are requested to check periodically the course web site and their official email address for possible communications by the teachers.
- It is kindly requested to the students to label the email subject using:
  - [ASE AAA-GRA] XXXX
  - [ASE GRB-ZZZ] XXXX