A Multi-platform C++ Language for Parallel Computing

Florian Ziesche

Motivation

- C++14 (templates, constexpr, classes, auto, ...)
- target everything, everywhere: one language, toolchain and framework
- backed by OpenCL, CUDA and Metal, running on GPU/CPU hardware

- * C++: GLSL/OpenGL and C99/OpenCL too primitive, have C++11 in Metal and CUDA now, but no common language between all of them (also: C++14 has much improved constexpr).
- targets: target everything from NVIDIA GPUs via CUDA, to AMD and Intel CPUs and GPUs via OpenCL/SPIR and Apple GPUs via Metal (also host execution for debugging/development purposes). This is achieved through a common device-side language (C++14 +/- extensions/restrictions) and library, and a common library/framework on the host. OS support for Linux, OS X, Windows and iOS.

Motivation

- modern compiler optimizations
- offline / online compilation
- lower dependency on vendor compilers
- on-CPU development + debugging

- * compilation: can offline/online compile to SPIR/PTX/AIR (full toolchain run, up to the point where the binary is handed over to the driver). bonus/in general: can compile multiple kernels in one source file at once; can also use pre-compiled headers; potentially also linking of multiple source files/objects
- dependence on vendor conformance is lessened: they only need to compile/understand LLVM or PTX code, which is already pretty close to assembly (things can still go wrong of course, but less so than when having to deal with different interpretations of high-level language constructs)
- * can develop + debug code on the host CPU for convenience, less reboots ...

Clang / LLVM

- clang: C/C++ compiler frontend to LLVM
- LLVM: compiler middle part and backend (intermediate representation, optimizations)
- libc++: LLVM C++ STL implementation
- the only toolchain with full C++11/C++14 support

- * LLVM both the name of the umbrella project of all toolchain parts, as well as the name of the compiler middle and backend part (optimization and codegen)
- * LLVM is not an acronym for anything any more
- * clang: lexer/parser/sema for C89 C11 (with OpenCL C99), C++98 C++1z, Objective-C
- * LLVM: LLVM Intermediate Representation used as a single target for all frontends (pretty much SSA form + "other stuff"), runs all optimizations on this format, all backends transforming this format to their target assembly
- * http://clang.llvm.org / http://llvm.org / http://libcxx.llvm.org

Clang / LLVM

- used in all OpenCL compilers by all vendors
- ubiquitous on Apple platforms (host toolchain, OpenGL/ OpenCL/Metal, WebKit, ...)
- Linux OSS graphic drivers/compilers (Mesa/Gallium3D)
- NVIDIA NVVM and NVPTX backend for CUDA
- AMD HSA backend
- Microsoft Clang/C2 compiler
- Sony PS4 toolchain
- backends for pretty much everything

- * used everywhere nowadays
- main contributors: Apple and Google
- * also working on it: Intel, IBM, NVIDIA, AMD, ARM, Sony, Qualcomm, ...

```
Clang / LLVM

#include <lostream>
#include <stdio-
#include <ind No constexpr auto fib() {
#include <ind No constexpr auto
```


- * clang: transform C++ code to internal AST representation (note: AST on the right just a tiny cut-out)
- * completely unoptimized at this point!
- * C++ STL headers via libc++, C headers via the systems libc implementation

```
target triple = "x86.64-apple-macosx10.10.0"

[...]

@ .2NS13_14coutE = external global %"class.std:: _1::basic_ostream"
@ .str: = private unnamed_addr constant [28 x 18] c"fibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to F_\00", align 1
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to [4 x 18] e.str2, i64 0, i64 0, i32 0]
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to [4 x 18] e.str2, i64 0, i64 0, i32 0]
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to [4 x 18] e.str2, i64 0, i64 0, i32 0]
@ .str: = private unnamed_addr constant [28 x 18] c"mibonnaci sequence up to [4 x 18] e.str2
```

- * note: trimmed down output
- clang: transform internal AST to LLVM IR (still unoptimized)
- * LLVM: transform IR, apply optimizations
- * LLVM backend: transform IR to binary
- * IR: "kind of" assembly, but higher level and properly defined, also quite understandable/straightforward
- * contains functions, global variables, target information, misc metadata and attributes



- * what I'll be doing, or already did:
- * extend Clang/LLVM to compile to OpenCL/SPIR (Standard Portable Intermediate Representation) in C++ mode, fix some CUDA issues, write special LLVM metadata to support SPIR/AppleCL/Metal (kernel and kernel arg information, e.g. sizes, address spaces), extend with support for OpenCL depth + MSAA images
- * write device side library/code/wrapper for backend functionality
- * write general math and vector library (for things like float3, int2, ...)
- * also: compile-time math is awesome

Implementation: Device

- in general: will be matching OpenCL naming
- however: a lot of exceptions to this, many things will be similar/familiar, but not the same
- need to support different backends after all
- can also use C++ STL headers to some extent: <type_traits>, <limits>, <utility>, <tuple>, ...
- implementation: wrap provided backend functions, inline assembly, or implement functionality myself

- * usually more C++ style
- additionally supported STL headers: <functional>, <algorithm>, <array> (although replaced by const_array), <memory>, <iterator>, <iosfwd>, <atomic> (memory and atomic only partially functional, also no I/O streams ...)
- * note that these don't work as-is, but need patching, because of things not being supported on compute devices
- OpenCL library easy to support, just need to wrap everything
- Metal kind of easy to support, uses ASM labels everywhere
- * CUDA much harder / low-level, need to implement a lot of things myself (image, math, ...)

Implementation: Device

- · usual restrictions apply
- no exceptions, RTTI, dynamic memory allocation, virtual/vtable, VLAs, recursive functions and function pointers
- pointer restrictions
- images are opaque types
- only statically allocated local memory
- address space handling

- restrictions imposed by graphics hardware (and their backends)
- * either make no sense, or just impossible to implement (just yet)
- * no pointers to pointers in kernel arguments (i.e. host), or: host doesn't know about the address of device-side memory and can't nest device-side memory
- * no pointers to images, no objects containing images, images can only be defined as kernel arguments
- * for C++: references are pointers too
- * local memory size must be known at compile-time for now (all backends do support dynamically sized local memory, but in very different ways - couldn't find a good way to consolidate this yet, but will do this at a later point), better for optimization anyways (static load offsets, loop unrolling)!
- address spaces must be handled with care ("this" knows no address space), use the containers I provide and all will be well (working on this right now, will be a lot less restrictive and more as you would expect, i.e. calling a member function of a class object in global memory will load the object into private address space first, call the function, then store the result back if non-const, with LLVM taking care of redundancy)

Implementation: Host

- common interface for all backends
- handles contexts, devices, queues, programs, kernels, buffers, images
- for debugging and development purposes: host execution of "device" code

- * no need to handle backend or API specific things, unless you want to
- not implemented yet, but will do so soon(tm): host execution of device code, both single-threaded, as well as multithreaded. not intended for "fast execution" (use Intels CPU implementation for this), but rather for debugging and development
- could also run clang/LLVM sanitizers through this (especially ThreadSanitizer to find e.g. race conditions and AddressSanitizer to find memory use issues, e.g. out-of-bound access)

OpenGL Interoperability

- supported with OpenCL and CUDA
- can share buffers and images
- buffers are easy, images have restrictions (will be providing format query support, and potentially s/w emulation)
- either create an OpenGL object + compute object through the framework
- or simply wrap a pre-existing GL object

- * buffers are just memory, so they just work
- * images are a lot of work, immense amount of formats and format combinations
- * OpenCL provides ways to query format support, for CUDA this is kind of obvious (for the most part), Metal supports the same formats for compute and graphics
- * generally: 1, 2 or 4 channel R/RG/RGBA formats with 8-bit, 16-bit or 32-bit per channel usually work w/o problems, also 1D, 2D, 3D (arrays, cube maps and MSAA not just yet). Depth is an issue on CUDA, need to write or copy to R32F. In OpenCL, depth and MSAA need an extension (but supported by Intel, AMD and Apple).

Host Example

Warping

- will be looking into both scatter and gather based approaches
- all in image space
- tile based warping
- intend to make this work on all targets

- * show current demo if enough time?
- * current progress uses scatter based approach, as shown in example code before (not depth correct though)
- image space: direct read/write access to every pixel
- * tile based: use this for cooperative things, e.g. snap/scale/blur, hole filling, resampling, ...; lots of possibilities
- * works on CUDA and OpenCL right now, will be interesting to see if Metal/mobile h/w is fast enough

Demos • N-body • Path Tracer • Gaussian Blur

- * code for these: https://github.com/a2flo/floor examples
- * N-body YouTube video: https://www.youtube.com/watch?v=DoLe1c-eokl

On the Horizon

- SPIR-V / Vulkan
- LLVM -> SPIR-V will be provided by Khronos
- expect implementations to hit possibly this year, probably next year

- * SPIR-V successor to SPIR, new binary format, completely different to LLVM, but same goals
- LLVM to SPIR-V conversion/targeting tools will be provided by Khronos, and there is really no other way for them to support C++ (already on the way to be merged into LLVM: http://lists.cs.uiuc.edu/pipermail/llvmdev/2015-May/085538.html)
- * might actually be able to write vertex/fragment/... shaders through LLVM with this (technically, this should already work with Metal, but I haven't looked into this yet)
- * "just another backend", will of course implement support for this once there are working drivers and conversion tools
- * hopefully not pulling a Longs Peak, really hoping for betas this year and a preliminary spec

The End

- Thanks for listening!
- Code available at: https://github.com/a2flo/floor examples