

	IO Address range starts at \$F400				
	IO Unit	Adress	Nnemonic	RD: Function	WR: Function
	Memory Mapper	\$F400	MB0	Read current set memoryblock for page at \$0000-\$3FFF	Set MemoryBlock for page at \$0000-\$3FFF
		\$F401	MB1	Read current set memoryblock for page at \$4000-\$7FFF	Set MemoryBlock for page at \$4000-\$7FFF
		\$F402	MB2	Read current set memoryblock for page at \$8000-\$BFFF	Set MemoryBlock for page at \$8000-\$BFFF
		\$F403	MB3	Read current set memoryblock for page at \$C000-\$DFFF	Set MemoryBlock for page at \$C000-\$DFFF (only 8k)
	IRQ Handler	\$F404	IRQR/IRQM	RD: low nibble current active IRQ, high nibble currently configured IRQ mask	WR: high nibble to set IRQ mask, only IRQs higher than mask will trigger IRQ
	Prot Mode Switch	\$F405	PRT	Return 0x7F on PROT_MODE otherwise open bus.	Exit protected mode
	SPARE	\$F406 - \$F40F			
	PS2	\$F410	KPR	Get current key press	Send Command To Keyboard
		\$F411	MR	Get current mouse byte	
		\$F412	RTCY	Current Year	Set Year
		\$F413	RTCM	Bit 0-3: Current Month. Bit 5-7. Error Flags	Set Month
		\$F414	RTCD	Bit 0-4: Current Day. Bit 5-7: DayOfWeek	Set Bit 0-4: Day. Bit 5-7: DayOfWeek
		\$F415	RTCH	Current Hour	Set Hour
		\$F416	RTCMi	Current Minute	Set Minute
		\$F417	RTCS	Current Second	Set Second
	Compact Flash	\$F418	DR	DataRegister	
		\$F419	ER/FR	ErrorRegister	FeatureRegister
		\$F41A	SCR	Sector count register	
		\$F41B	SNR	Sector number register	
		\$F41C	CLR	Cylinder low register	
		\$F41D	CHR	Cylinder high register	
		\$F41E	DHR	Drive head register	
		\$F41F	SR/CR	Status register	Command register
	Parallel (VIA)	\$F420	ORB/IRA	Input Register B	Output Register B
		\$F421	ORA	Input Register A	Output Register A
		\$F422	DDRB	Data Direction Register B	
		\$F423	DDRA	Data Direction Register A	
		\$F424	T1L-L / T1C-L	T1 Counter Low	T1 Latch Low
		\$F425	T1C-H	T1 Counter High	
		\$F426	T1L-L	T1 Latch Low	
		\$F427	T1L-H	T1 Latch High	
		\$F428	T2C-L	T2 Counter Low	T2 Latch Low
		\$F429	T2C-H	T2 Counter High	
		\$F42A	SR	Shift Register	
		\$F42B	ACR	Aux Control Register	
		\$F42C	PCR	Peripheral Control Register	
		\$F42D	IFR	Interupt Flag Register	
		\$F42E	IER	Interupt Enable Register	
		\$F42F	ORA/IRA	Same as register 1 without "handshake"	
	Serial (XR88C92)	\$F430	MRA	Mode Register A	
		\$F431	SRA/CSRA	Status Register A	Clock Select Register A
		\$F432	CRA	Reserved	Command Register A
		\$F433	RXA/TXA	Receive Buffer A	Transmit Buffer A
		\$F434	IPCR/ACR	Input Port Change Register	Auxiliary Control Register
		\$F435	ISR/IMR	Interrupt Status Register	Interrupt Mask Register
		\$F436	CUR/CTPU	Counter / Timer Upper Register	C/T Pre-load Value Upper Register
		\$F437	CLR/CTPL	Counter / Timer Lower Register	C/T Pre-load Value Lower Register
		\$F438	MRB	Mode Register B	
		\$F439	SRB/CSRB	Status Register B	Clock Select Register B
		\$F43A	CRB	Reserved	Command Register B
		\$F43B	RXB/TXB	Receive Buffer B	Transmit Buffer B
		\$F43C	GPR	General Purpose Register	
		\$F43D	IPR/OPCR	Input Port Register	Output Port Control Register
		\$F43E	STCR/SOPR	Start C/T Command	Set Output Port Register
		\$F43F	SPCR/ROPR	Stop C/T Command	Reset Output Port Register
	Graphics	\$F440 - \$F47F		Depending on graphics addon	
	Audio	\$F480 - \$F4BF		Depending on Audio addon	
	SPARE	\$F4C0 - \$F4FF			
	Expansion Port	\$F500 - \$F7FF		Depending on Expansions (Se expansion register mapping)	