

Diving Deeper into the Z80

An adventure of discovery using logic simulation

Brian L. Little



Table of Contents

Introduction.....	1
The Adventure Begins.....	2
Thanks for the memories, the Registers.....	5
Register Latch.....	8
Register File.....	9
Register Control.....	11
Where the action is, the ALU (Arithmetic Logic Unit).....	14
Sub-circuits.....	16
DFFE.....	16
ALU Mux 2.....	16
ALU Mux 2 Z.....	16
ALU Mux 3 Z.....	17
ALU 4 Mux.....	17
ALU 8 Mux.....	18
ALU Slice.....	19
ALU Shifter Core.....	21
ALU Bit Select.....	22
The CPU's GPS, the PLA (Programmable Logic Array).....	23
Getting the beat, Timing.....	24
Policing the traffic, Control.....	25
Putting it all together.....	26
Making it run.....	27

Introduction



The first computer I had the Timex Sinclair 1000, the US variant of the ZX81, which had a Z80 CPU. I quickly found out that I could bypass the limitations of Basic by using assembly language. The only limits now were the hardware. Since I learned 6502 assembly in college I quickly picked up on the Z80 assembly. I spent many hours pushing the limits of the Timex Sinclair 1000.

A few years later when I moved onto the PC I was hired as an electrical engineer for a company that made its own Z80 based computer used in quality control for the plastic molding industry. Working with the code rekindled my interest in the Z80. By that time my Timex Sinclair 1000 was long gone but the PC was more than capable of emulating it so I could once again enjoy coding Z80 assembly on the Timex Sinclair 1000.

Around 2010 I was introduced to FPGAs (Field Programmable Gate Arrays). The ability to construct hardware using Hardware Defined Language was intriguing. When I found out that you could also use logic symbols and simulate 74 series TTL chips it made me flash back to the days when I found the article for the Elf 1802 computer. I couldn't afford the 1802 on my lawn mowing profits of my neighbors but my room was littered with logic diagrams for expansion of the long sought after Elf II. I had to get a FPGA development board.

My first project was adapting a ZX81 written in VHDL to my new board. I felt triumphant when I finally got the flashing K in the corner of the screen and was able to play Mazogs on it. After that the next step was to actually design a cpu from scratch, either the 1802 or the Z80. That is where things ended. I didn't have much time to devote to it so from time to time I dabbled with my FPGA over the years, not accomplishing much. I even got another FPGA board with more bells and whistles to motivate me, which didn't work.

Over the last few years through the internet I found sites that had high resolution pictures of the Z80 substrate. Sites that reversed engineered the substrate into schematics and used them to make a Z80 on the FPGA. I also found a net level Z80 simulator and a digital simulator that could analyze a circuit and export hdl code. This sparked my interest again.

So I thought a great way to experiment with the Z80 would be with a logic simulation program. To my dismay I couldn't find one for any of the free logic simulators so I decided to design one using the resources I found on the internet.

So now armed with these resources we are ready to start our adventure by taking the deep dive into the Z80.




The Adventure Begins

The journey begins with the purpose of our adventure of discovery. We will look in detail the logic that drives the Zilog Z80 computer processing unit (cpu) henceforth will be mentioned as the Z80. To do this we will take the registers, arithmetic logic unit, programmable logic array and control systems individually. We will then dive into the heart of each system and look at the building blocks that make up the system.


As we precede on our adventures there may be some side adventures of discovery. When we come across one you will see the following excerpt about the discovery.

Side adventure of discovery

We will be using open source cross platform software for our journey so you won't be limited by either cost or operating system. Our journey does not take us down to the transistor level of the Z80. Instead we will be doing this at the logic level using diagrams that work the same way as the transistor logic. For example the register in the Z80 is made up of two inverters that produce a stable state while the logic simulator uses a D flip flop with tri-state buffers.



Simple inverter register



D Flip flop register

One of these tools which we will use extensively is the logical simulator [Digital](#). Digital covers all the basic logic gates, many of the 7400 series ics, and many peripherals. It highlights the state of each logic state so you can watch the logic flow from the input to the output. You can also apply tests of expected states to check the validity of the diagram. You will find the logic diagrams we use in Digital are in the Resource directory of the [Diving Deeper into the Z80](#) github page. The ones with a _test in the name is the test version of its counterpart. The test version is the stand alone version of the circuit. If there is a clock input a 1 HZ clock is added to it. Also Digital cannot handle bidirectional busses on the top level circuit so the bus is broken out into signals with a in or out suffix. If we do not modify it Digital will give a short circuit error and abort the simulation. When the circuit is used as another part of a circuit it is called the subcircuit and any busses in it are handled bi-directionally. Also each one has test scripts to make sure the circuit works as expected. You can manually run the test circuit as well to get a better understanding of the logic. The signals with ctl_ are control lines.



These are the symbols used for input and output in Digital.

In researching the Z80 I found two phenomenal web sites that I list further in this chapter. Ken Shirriff has notes on the transistor level of the Z80. Goran Devic has taken these notes and further reversed engineered the logic so that he could create diagrams to use to generate a Z80 fpga soft core. These diagrams were use to make the files that we use for the logic simulator.

The analysis feature produces truth tables, boolean algebra and karnaugh maps. It has probe and oscilloscope peripherals to visually inspect the timing visually. It also adds an adjustable delay in the gates to find potential timing conflicts.

A Field Programmable Gate Array (FPGA) is made up of a grid of configurable logic blocks (CLBs) and programmable interconnects, which allow for the creation of custom digital circuits. FPGAs are programmed in a Hardware Description (HDL). They can be used to make a soft core cpus

The export feature exports png and svg formatted pictures which are used in this journal..

The companion Github site [Diving Deeper into the Z80](#) has a resource folder that contains the Digital files (.dig) and png files for every subcircuit covered in the journal. Digital has a hierarchy design that permits one circuit to appear as blocks in circuits higher up in the hierarchy,

If you want to dive deeper into the actual circuitry and logic there are a few exceptional sites listed below

Visual6502.

[Z80 Die shots](#)

This site is hosted by a group that has decapped the Z80 and made high resolution shots of the dies which others have used for reverse engineering of the logic. It might be worth a look to see the other cpus and peripherals they have made die shots for.

Ken Shirriff's blog

[Index](#)

[Z80 Notes](#) A collection of technical notes that Ken has written about the inner workings and specifications of the Z80

Ken reverse engineers critical parts of the Z80 dies. He explains in detail the logic of the parts listed above. He has also reverse engineered various other cpus and shares their highlights as well.

Baltazar Studios

[Baltazar Studio](#)

Goran Devic hosts this site and he has many articles where he has reversed engineer the Z80. The site mentions his Github site that has the A-Z80 a FPGA soft core made up of the logic he



reversed engineered from the die. He has broken down the logic into the schematics that we use in this journal.

Also Goran has written a program that gives you an in depth analysis of the actual Z80 architecture, the [Z80 Explorer](#) . The Explorer will load and run Z80 compiled programs and highlight the activity on a map of the substrate of the Z80 die. You can also click on a certain location and get the net list of the selected area. You can also label the net lists for easier identification.

Once we have covered the logic of the Z80 we will use the logic simulation in a computer simulation in Digital. The system will have a 80's retro feel with a 4x4 key pad, 7 segment leds displaying address and data, status leds, serial port, and a vga monitor. We will write a simple operating system that will permit the loading and saving files into the simulated computer.

Throughout this journal you will see definition details as follows

Now its time to dive deeper into the Z80.




Thanks for the memories, the Registers

The first stop in our adventure is the registers. The registers are the scratch pad of the Z80 retaining data for the ALU to use, program flow and indexing. These registers are made up of latches which are sequential logic

A **sequential digital circuit** is a logic circuit that is dependent on the previous values of inputs and is usually triggered by a clock signal. Latches, multiplexers, and flip flops are examples of sequential logic.

These registers are either 8 or 16 bit and the logical representation of the bank of registers is shown below.

Z80 Architecture



General

These are 8 bit registers that are paired together as AF, BC, DE and HL. There are also the alternate registers, A'F', B'C', D'E' and H'L' to these registers which can be switched back and forth from general to alternate. The register pair for each register, BC and B'C' for example, are not designated as the register and its prime. The control system arbitrarily select one of the pairs leaving the other its prime in exchange operations.

The AF register register also has the purpose of being the accumulator and flags used in ALU processes. When an instruction requires data directly from memory the data is put into the



accumulator first before doing the operation. Then the result of the operation is then placed back into the accumulator. The F or flag register holds flags set by the operation in the ALU. These flags are:

Bit	Flag	Label	Description
0	Carry	C	Set if the adding process in the ALU produces a carry
1	Negate	N	Set if the previous operation was subtraction (2s complement)
2	Parity/Overflow	P/V	Set if the accumulator has an even number of set bits. If the 2s complement produces a carry it sets this bit
3	X	X	Not used
4	Half Carry	H	Takes the 3 rd bit value and moves it to the 4 th bit in the accumulator. See the next section on the ALU.
5	X	X	Not used
6	Zero	Z	Set if the accumulator has a zero value
7	Sign	S	Set for the use of 2s complement math which is used to make the add function do subtraction.

The b register is used as a decrementing counter for looping that continues until it goes to zero.

The BC, DE, and HL registers can be used as 8 bit registers if separated as B, C, D, E, H and L or as 16 bit registers BC, DE and HL.

Program Flow

The PC (Program Counter) is a 16 bit register that holds the pointer for the next instruction in memory to be processed. Once the operation is completed it increments the correct number of bytes for that operation. The PC can be altered by a jump or branch command. The call command puts the PC on the stack (see below) then puts the address in the call command. Once the return command is encountered the PC pulls from the stack so it can resume its operations. This process is used in interrupts.

The SP (Stack Pointer) is a 16 bit register that uses memory as a storage space. The LD SP command can load the start of the stack with a memory address. It decrements from that since it is a first in first out (fifo) stack. It can be used to preserve a 16 bit register (i.e. DE) before a call. Interrupts cause the PC and general register pairs to be pushed (placed) on the stack then



popped (taken) from the stack when the interrupt is finished. This preserves the state of the CPU to when an interrupt occurs.

Index Registers

The registers IX and IY are 16 bit registers. They hold a base address that a positive or negative index is added to the index can be incremented or decremented. This allows quick indexing of data tables.

Hardware Control

The I and R registers are 8 bit registers used in hardware control. The I register holds the upper 8 bits of an interrupt routine while the device doing the interrupting provides the lower 8 bit. This allows dynamic mapping of interrupts in memory.

The R register is the memory refresh register. This is used for dynamic ram that requires refreshing. It is used for the lower 8 bits of addressing. After each hardware refresh the lower 7 bits are incremented while the 8th bit remains the same and can be set with the LD R, A command. An interesting use of this register is in the ZX81 computer. The R register is used as in getting the bitmaps for the characters mapped in ROM.


The IR register also does on other important job. It holds the opcode byte that is being processed. The IR register is wired to the PLA (Programmable Logic Array) to decode the opcode to the appropriate function.

There is one hidden register that is used by the Z80 and not accessible to the user. It is the 16 bit WZ register. This holds the operand for 2 or 3 byte opcodes. If an opcode has a 16 bit address the Z80 can only hold one 8 bit value so for the opcode jmp the WZ register holds the jump address while the jmp command is processing. This is also used in the Call command and in the EX HL,DE where 2 16 bit registers are exchanged.


Now we will dive deeper into the logic of the registers and its control circuitry.

Register Latch

The register latch is simple a D type flip flop with the clock tied to a tristate buffer which is driven by the we (write enable) input. Although the diagram below show db (data bus) as an 8 bit output it is bidirectional. The tristate buffer driven high by oe it allows Q (output) to appear on db. When oe is driven low the data present at db is sent to d (input).




When we is high it enables the clock. When oe is low and clk goes high the data at db is loaded in the flip flop. At the next clk transition to high it will put the data on Q and if oe is set to high it will enable the buffer at Q to pass the data to db. Then if we is set low it will retain the data acting as a latch since the tristate buffer blocks the clock input.



This is the timing of the register operation. The data segment is the data that was written in during the write cycle.

Register File



The register file contains a bank of register latches that we covered in the last section. The heart of the bank is the register select circuit that controls the selection of the proper register.

Each register contains a pair of byte register latches that are tied to a low and high byte data bus. The control of each register latch is done with two three input And gates.


The reg-sel line is tied to one input of all the And gates. When it is high it enables the other control lines to control the actions of the register latch. When it is low the register is deselected.

The reg-we-xx line permits the data that is on the appropriate data bus to be written into the register. When high enables the And gate that controls the write enable (we) of the register latch. It is inverted to control the gate that controls the output enable of the register latch. So when reg-sel is low the data stored in the register latch is placed on the data bus and when high it stores the data on the bus into the register.

The reg-sel-xx line is tied to the two And gates that control either the high or low register for handling byte transfers.

The clock line clocks the flip flop in the register latch.

A truth table of the control of the high byte register latch is illustrated as shown below.



clock	reg-sel	reg-sel-hi	reg-we-hi	db-hi
0	x	x	x	x
1	0	x	x	x
1	1	0	x	x
1	1	1	0	Read
1	1	1	1	Write

High Register Control Table

The data bus that is shared with all the registers in the following order


IR, PC, WZ, SP, IY, IX, HL2, HL, DE2, DE, BC2, BC, AF2, AF

Registers such as HL2 and HL are the alternate HL pairs and so on.

The IR, and PC registers handle data on the 16 bit Address bus. The other registers are connected to the 8 bit data bus. Also, the PC register is updated the same time a previous operation is storing its results in a general purpose register. So there needs to be a way to isolate the shared data bus for addressing functions and general purpose functions. To do this the following bi-directional buffer is inserted between the PC and WZ registers.


ctl-sw-4u controls the isolation. When low the IR and PC registers can access the contents of the general purpose registers on the data bus. The general purpose registers cannot access the PC or IR registers though.

When this line is low the general purpose registers and the reg-sel-4d-low is high the general purpose registers can access the low registers of PC and IR. When reg-sel-4d-high is high the high registers are accessible. At this time the PC and IR registers cannot access the general purpose registers.




The IR, PC, and WZ registers control lines that we see in the previous circuit are controlled by the addressing system. PC is incremented by the number of bytes in the opcodes by the addressing system but can be manipulated by the general system for subroutines, jumps, branching and looping. With IR register the I register is used for interrupt routines and the R register is incremented for refreshing which is under the addressing system control but can be manipulated by the general purpose registers. The WZ is under the address system control to pass addressing or exchange information and is temporary storage of byte registers used in the general purpose registers so it cannot be isolated from them.

There is one more bidirectional buffer that isolates the data bus from the general purpose registers and is placed between the AF register and the data bus. There are two sets of bidirectional buffers for either the high byte of the general purpose registers or the low byte. The two control lines for each byte register controls the flow of the data from in (bus to register) or out (register to bus) so that it cannot conflict with operations done on the data bus from other systems such as the ALU.




Register Control



The register control file controls the manipulation of the registers switching register pairs, exchanging registers and isolating the PC register from the general registers the T_AS blocks are T flip flops with asynchronous clear. Digital only a T flip flop so the following circuit is it's equivalent.

T Flip Flop with asynchronous clear



It uses a D flip flop with asynchronous clear. The Q output is exclusive ored to the T input to get the same truth table as a T flip flop. The Clr input is passed through a not gate so that clear can be active on a low signal.

The ctl-reg-gp-we (general purpose register write enable) is passed through the circuit.

The ctl-sel-gp-hilo (general purpose register high and low select) 2 bit bus is split into its high and low select lines.

The ctl-reg-gp-sel (general purpose register select) is a 2 bit bus selects one of the two register pairs through and gates so the following sequence creates select lines for the general purpose registers.

- 2'b00 is for the BC register pair
- 2'b01 is for the DE register pair
- 2'b10 is for the HL register pair
- 2'b11 is for the AF register pair

The ctl-reg-exx (register exchange) with a T flip flop output and its inverted output will go through 2 and gates to switch the selection of the register pairs on the next clock pulse. This is resettable to the default register.

The ctl-reg-ex-de-hl (register exchange DE with HL) will with a series of and/or gates and an and gate to enable the output cause the DE and HL registers to be exchanged for the appropriately selected pair selected by the T flip flop.

The use-ixiy (use the ix or iy index register) will redirect the HL register select line to and gates that enable the ix or iy register. The use-ix (use ix register) when high directs the select to the ix register select otherwise it directs it to the iy register select.

The ctl-reg-exx-af (register exchange AF pair controls the exchange of the AF pairs through a resettable T flip flop on the next clock pulse.

The use-sp (use stack pointer) controls if the AF register select line selects AF or uses the SP register instead.

The ctl-reg-sys-we-hi (System registers write enable high) controls 8 bit writing to the I and W registers.

The ctl-reg-sys-we (System registers write enable) controls 16 bit writing to the IR and WZ registers.

The ctl-reg-sys-we-lo (System registers write enable low) controls 8 bit writing to the R and Z registers.

The ctl-sys-hilo (System registers select high and low) is split into high and low selection

The ctl-sw-4d controls the low register isolation driver for IR and PC and general purpose register operations.

The high register isolation happens only when ctl-sw-4d is high and any combination, ctl-sys-hilo(I) (reg-sys-sel-lo) and ctl-sel-reg-ir has at least one signal high. This is to fix bus contention when reading I register and bypassing int (used in interrupt handling)

The ctl-sel-reg-ir (register select IR) passes through.

The ctl-reg-sel-pc (register selected) is anded to the inverted ctl-reg-not-pc to block use of the PC register to override the WZ registers and override HL for jumps.

The ctl-reg-sel-wz (register select WZ) simply passes the WZ register control line through.

Where the action is, the ALU (Arithmetic Logic Unit)


The next stop in our adventure is the heart of the Z80, the ALU. This is where all the action is.

Wikipedia states:

An arithmetic logic unit (ALU) is a combinational digital circuit that performs arithmetic and bitwise operations on integer binary numbers.

A **combinational digital circuit** is a logical circuit that is not dependent on a clock signal to function. The results instantaneously change the output with changes from the inputs.

One very interesting fact is even though the Z80 is an eight bit CPU, the ALU is only four bits. This means each of the functions of the ALU must first be performed on the lower 4 bits then on the upper 4 bits.



You will notice the alu appears in the center of the diagram with support logic around it. This is because the ALU only adds, ands, ors and xors the two operands. All other functions are handled by other logic blocks.

On the left is the register bus. This bus allows the registers to directly access the ALU. The memory can also access the ALU high and low busses. One of the flags in the flag register, the Half Carry, is used in the ALU in adding to hold the carry status from the low four bit add into the high 4 bit add. Then from the register bus it goes through the shift logic. This will do a shift left one bit, right one bit or none before placing it on the high and low ALU busses. So as the data from the registers gets loaded it is shifted as needed as well.

Once the data is loaded on the ALU busses it is accessible to the op1 and op2 high and low latches. You will noticed the ALU high bus can load the op1 low latch and the ALU low bus can load the op2 high latch. This enables 4 bit binary coded decimal (BCD) shifts RRD and RLD.



The muxes are multiplexers that allow the switching from low 4 bit to high 4 bit latches since the alu only performs 4 bit functions. Because of this, a result low latch needs to latch the results onto the ALU low bus so once the high bits result is placed on the ALU high bus all 8 bits are available. The op2 mux also permits the data of the op2 latch to be inverted. This permits subtraction by using 2s complement addition.

Finally the result can have each individual bit of the 8 bits to be set or cleared. The bits 3, 4, and 5 of the instruction byte designate which bit to perform the operation on.

The operation of the ALU follows the sequence below for the Add A, B command


- The AF register is placed on the register bus. The A register is placed on the op1 latches and the F register is placed on the Flag latches
- The B register is then placed on the register bus. Then B is latched into the op2 latches.
- The lower 4 bits of B is added into the lower 4 bits of A and the result is latched into the low result latch which sets the ALU low bus
- The carry from this 4 bit add is then placed into the Half Carry bit of the Flag latch.
- The upper 4 bits of B with the Half Carry bit is added to the upper 4 bits of the A register and the results are placed on the ALU high bus
- The ALU bus is placed into the accumulator latch and put on the register bus. The flag register is updated by the results.

Sub-circuits

Many of the logic circuits that make up the ALU use sub-circuits that may appear multiple times in a logic circuit. To better understand the logic of the ALU this section describes these sub-circuits.


DFFE

Digital does not have a D type flip flop with an enable input as Garah's bdf files for Quartus has. So a tri-state buffer is put inline with the clock signal so that a high on the enable input clocks the D flip flop otherwise the signal is blocked and output Q retains its state.




ALU Mux 2

This is a AND/OR two to one multiplexer. The two And gates are enabled by the sel1 input. When high it enables the gate with the in1 signal to pass through. When low, it enables the gate with the in0 signal to pass through. The OR gate then takes either in0 or in1 through to the output.




ALU Mux 2 Z

This is a four bit multiplexer that selects either a four bit input a through four AND gates enabled by the sel-a input is high and sel-zero is low. When sel-zero is high it is inverted then disables the second bank of four AND gates so zero is set at output Q. the sel-zero input will override the sel-a input so if both are high the output will be zero. When either sel-a or sel-zero is high the OR gate will set the ena output to high.




ALU Mux 3 Z

This is a three four bit to one four bit multiplexer. It is similar to the ALU Mux 2 Z. When either sel-a or sel-b is high the appropriate 4 bits are enabled by four AND gates. The opposite select line then needs to be low. The output of both a and b select lines are put through four OR gates to produce one output. Once again the sel-zero is inverted and wired to four AND gates tied to the OR gates output. So if sel-zero is high a zero is set at output Q regardless of what sel-a or sel-b is. Otherwise a four bit output is passed selected by sel-a or sel-b. All three select lines are passed through an OR gate to signal ena to be high when any of the select lines are high.




ALU 4 Mux

This is a four to one one bit multiplexer. The sel is a two line input. These inputs are then inverted so the four three input AND gates can be enabled by any bit combination of the two bits and the state of the input that matches the binary combination. The outputs of the four AND gates are then put into one OR gate to produce the one bit output.




ALU 8 Mux

This is a eight to one one bit multiplexer. The sel is a three line input. These inputs are then inverted so the eight four input AND gates can be enabled by any bit combination of the three bits and the state of the input that matches the binary combination. The outputs of the eight AND gates are then put into one OR gate to produce the one bit output.



ALU Slice



The ALU slice is the core of the ALU. This circuit can sum, AND, OR and XOR the bits $op1$ and $op2$. These functions are controlled by the S , V and R inputs.

The Carry Computation section of the circuit handle the carry used in the add sum function. The $op1$, $op2$ and carry are added together. When $op1$ is high and $op2$ is high it produces a high on the output of and gate (AND2) to produce the carry. The carry in is passed through the and gate (AND1) when either $op1$ or $op2$ is high through the or gate (OR1). These two outputs with the control S input are passed through a 3 input nor gate (NOR1) when any of the inputs are high. This will produce an inverted output for the internal carry. This is then gated through a nor gate (NOR2) with the R control line. So when R is low it will restore the state of the carry to the carry output.

The Result Computation section takes the S , V , R and Internal Carry to do one of the previously mention functions.

Sum - S , V , R inputs are all low or gate (OR2) takes the inputs $op1$, $op2$ and carry in. Since V is low the Internal Carry must be high, indicating no carry from the computational section. This output is then put through and gate (AND4) with the output of OR2. So it produces a high so that and gate (AND4) enables the or gate (OR2). Inputs $op1$, $op2$ and carry in are gated through the and gate (AND3). When there is no carry and $op1$, $op2$ or carry in is high and gate (AND3) produces a high. This output with the one from OR4 produces the result. As mentioned R must be low to pass the carry to carry out. This produces a truth table for a sum circuit.

op1	op2	cy_in	results	cy_out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

AND – V and R are low and S is high. With carry-in is forced to high only AND3 can set the output to high so op1 and op2 two produces an AND truth table.

op1	op2	results
0	0	0
0	1	0
1	0	0
1	1	1

OR – S, V and R are all high. Carry in is set to low. This sets the Internal Carry and carry out to low. The output for AND3 is always low. The output of OR3 is always high so AND4 will output the results op1 or op2 through OR2. So it produces the OR truth table.


op1	op2	results
0	0	0
0	1	1
1	0	1
1	1	1

XOR – S and V are low and R is high. This sets the carry out to always be low and since carry in is forced to low so it produces the XOR truth table.


op1	op2	results
0	0	0
0	1	1
1	0	1
1	1	0



ALU Shifter Core



The first step the 8 bit data from the register bus has to go through before going to the ALU is shifting. Here is an example here is a 4 bit version of the circuit and how it works.



When shift-right is low and shift left is low the NOR gate produces a high on the Load line. This enables the AND gates 3B3, 2B2, 1B1 and 0B0 to output db_in with no shifting.

When shift-right is high then AND gates 3SH, 2B3, 1B2 and 0B1 are enabled. This shifts db_in one place right. It places shift-in into 3SH the high bit of the 4 bits and doesn't pass through db_in bit 0.

When shift-left is high then AND gates 3B2, 2B1, 1B0 and 0SH are enabled. This shifts db_in one place left. It places shift-in into 0SH the low bit of the 4 bits and doesn't pass through db_in bit 3.


So the input db from the register bus uses 8 of the AND/OR combinations to achieve the shifting. It then splits the output to 4 bits and feeds them into the 4 bit Hi and Lo registers in the ALU.

The signals shift-db7 and shift-db0 are used to capture the high and low bit states before the shift so it can be used for rotate functions.



ALU Bit Select

Bits 5,4,3 of opcodes that deal with bit manipulation in the ALU make up the 3 bit binary input that decodes into two four bit outputs. These 3 bits are put into a decoder made up of the bse (bit select enable) input these lines and their inverse. These 6 wires are decoded through 3 input AND gates to provide a high for each number. The output are two four bit busses to be used on the hi and low bit ALU registers.



The CPU's GPS, the PLA (Programmable Logic Array)



Getting the beat, Timing



Policing the traffic, Control



Putting it all together



Making it run

