











TMS320F28377S, TMS320F28376S, TMS320F28375S, TMS320F28374S

SPRS881A -AUGUST 2014-REVISED JUNE 2015

TMS320F2837xS Delfino™ Microcontrollers

1 Device Overview

1.1 Features

- TMS320C28x 32-Bit CPU
 - 200 MHz
 - IEEE 754 Single-Precision Floating-Point
 - Trigonometric Math Unit (TMU)
 - Viterbi/Complex Math Unit (VCU-II)
- Programmable Control Law Accelerator (CLA)
 - 200 MHz
 - IEEE 754 Single-Precision Floating-Point Executes Code Independently of Main CPU
- On-Chip Memory
 - 512KB or 1MB of Flash (ECC-Protected)
 - 132KB or 164KB of RAM (ECC or Parity)
 - Dual-Zone Security Supporting Third-Party Development
- · Clock and System Control
 - Two Internal Zero-Pin 10-MHz Oscillators
 - On-Chip Crystal Oscillator and External Clock Input
 - Windowed Watchdog Timer Module
 - Missing Clock Detection Circuitry
- 1.2-V Core, 3.3-V I/O Design
- System Peripherals
 - Two External Memory Interfaces (EMIFs) With ASRAM and SDRAM Support
 - 6-Channel Direct Memory Access (DMA) Controller
 - Up to 169 Individually Programmable,
 Multiplexed General-Purpose Input/Output (GPIO) Pins With Input Filtering
 - Hardware (HW) Interrupt Controller
 - Multiple Low-Power Mode Support With External Wakeup
 - JTAG Emulation Connection
- Communications Peripherals
 - USB 2.0 (MAC + PHY)
 - Support for 12-Pin 3.3 V-Compatible Universal Parallel Port (uPP) Interface
 - Two Controller Area Network, D_CAN, Modules (Pin-Bootable)
 - Three High-Speed (40-MHz) SPI Ports (Pin-Bootable)
 - Two Multichannel Buffered Serial Ports (McBSPs)
 - Up to Four Serial Communications Interfaces (SCIs) (Pin-Bootable)
 - Two I²C Interfaces (Pin-Bootable)

- Analog Subsystem
 - Up to Four Dual-Mode Analog-to-Digital Converters (ADCs)
 - 16-Bit Mode
 - 1.1 MSPS Each (up to 4.4-MSPS System)
 - Differential
 - Up to 12 External Channels
 - 12-Bit Mode
 - 3.5 MSPS Each (up to 14-MSPS System)
 - Single-Ended
 - Up to 24 External Channels
 - Single Sample-and-Hold (S/H) on Each ADC
 - HW Integrated Post-Processing of ADC Conversions
 - Saturating Offset Calibration
 - Error From Setpoint Calculation
 - High, Low, and Zero-Crossing Compare, With Interrupt Capability
 - Trigger-to-Sample Delay Capture
 - Eight Windowed Comparators With 12-Bit Digital-to-Analog Converter (DAC) References
 - Three 12-Bit Buffered DAC Outputs
- Enhanced Control Peripherals
 - Up to 24 PWM Channels With Enhanced Features
 - Up to 16 High-Resolution Pulse Width Modulator (HRPWM) Channels
 - High Resolution on Both A and B Channels of 8 PWM Modules
 - Dead-Band Support (on Both Standard and High Resolution)
 - Six Enhanced Capture (eCAP) Modules
 - Up to Three Enhanced Quadrature Encoder Pulse (eQEP) Modules
 - Eight Sigma-Delta Filter Module (SDFM) Input Channels, 2 Parallel Filters per Channel
 - Standard SDFM Data Filtering
 - Comparator Filter for Fast Action for Out of Range



- · Package Options:
 - Lead-Free, Green Packaging
 - 337-Ball New Fine Pitch Ball Grid Array (nFBGA) [ZWT Suffix]
 - 176-Pin PowerPAD™ Thermally Enhanced Low-Profile Quad Flatpack (HLQFP) [PTP Suffix]
 - 100-Pin PowerPAD Thermally Enhanced Thin Quad Flatpack (HTQFP) [PZP Suffix]

- Temperature Options:
 - T: -40°C to 105°C Junction
 - S: -40°C to 125°C Junction
 - Q: -40°C to 125°C Free-Air (Q100 Qualification for Automotive Applications)

1.2 Applications

- Industrial Drives
- Solar Micro Inverters and Converters
- Radar
- Digital Power

- · Smart Metering
- Automotive Transportation
- Power Line Communications
- Software-Defined Radio



1.3 Description

The Delfino[™] TMS320F2837xS is a powerful 32-bit floating-point microcontroller unit (MCU) that lets designers consolidate control architectures and eliminate multiprocessor use in high-end systems.

The real-time control subsystem is based on TI's 32-bit C28x floating-point CPU, which provides 200 MHz of signal processing performance. The C28x CPU is further boosted by the new TMU accelerator, which enables fast execution of algorithms with trigonometric operations common in transforms and torque loop calculations; and the VCU accelerator, which reduces the latency for complex math operations common in encoded applications.

The F2837xS features a real-time control accelerator, also known as CLA. The CLA provides an additional floating-point accelerator used to run parallel time-critical control algorithms, providing bandwidth for the C28x to focus on system tasks.

The TMS320F2837xS supports up to 1MB of onboard flash memory with error correction code (ECC) and up to 164KB of SRAM. Two 128-bit secure zones are also available on the CPU for code protection.

Performance analog and control peripherals are also integrated on the F2837xS MCU to further enable system consolidation. Four independent 16-bit ADCs provide precise and efficient management of multiple analog signals, which ultimately boosts system throughput. New sigma-delta peripherals enable isolated current shunt measurements and windowed comparators allow protection of power stage when current limit conditions are exceeded or not met. Other analog and control peripherals include DACs, PWMs, eCAPs, eQEPs, and other peripherals.

Peripherals such as dual EMIFs, dual Controller Area Network (CAN) modules (ISO11898-1/CAN 2.0B-compliant), and a new uPP extend the connectivity of the F2837xS. The uPP is a new feature to the C2000 MCUs and supports high-speed parallel connection to FPGAs or other processors with similar uPP interfaces. Lastly, a USB 2.0 host port with MAC and PHY lets users easily add universal serial bus (USB) connectivity to their application.

Device Information (1)

| PART NUMBER | PACKAGE | BODY SIZE |
|------------------|-------------|-------------------|
| TMS320F28377SZWT | nFBGA (337) | 16.0 mm × 16.0 mm |
| TMS320F28376SZWT | nFBGA (337) | 16.0 mm × 16.0 mm |
| TMS320F28375SZWT | nFBGA (337) | 16.0 mm × 16.0 mm |
| TMS320F28374SZWT | nFBGA (337) | 16.0 mm × 16.0 mm |
| TMS320F28377SPTP | HLQFP (176) | 24.0 mm × 24.0 mm |
| TMS320F28376SPTP | HLQFP (176) | 24.0 mm × 24.0 mm |
| TMS320F28375SPTP | HLQFP (176) | 24.0 mm × 24.0 mm |
| TMS320F28374SPTP | HLQFP (176) | 24.0 mm × 24.0 mm |
| TMS320F28377SPZP | HTQFP (100) | 14.0 mm × 14.0 mm |
| TMS320F28376SPZP | HTQFP (100) | 14.0 mm × 14.0 mm |
| TMS320F28375SPZP | HTQFP (100) | 14.0 mm × 14.0 mm |
| TMS320F28374SPZP | HTQFP (100) | 14.0 mm × 14.0 mm |
| | | |

For more information on these devices, see Section 8, Mechanical Packaging and Orderable Information.



1.4 Functional Block Diagram

Figure 1-1 shows the CPU system and associated peripherals.




Figure 1-1. Functional Block Diagram



Table of Contents

| Devi | ce Overview | <u>1</u> | | 5.9 | Control Peripherals | <u>111</u> |
|------|---|--|--|---|---|---|
| 1.1 | Features | <u>1</u> | | 5.10 | Communications Peripherals | 125 |
| 1.2 | Applications | 2 | 6 | Deta | iled Description | <u>165</u> |
| 1.3 | Description | <u>3</u> | | 6.1 | Overview | <u>165</u> |
| 1.4 | Functional Block Diagram | <u>4</u> | | 6.2 | Functional Block Diagram | <u>165</u> |
| Revi | sion History | <u>6</u> | | 6.3 | Memory | <u>167</u> |
| Devi | ce Comparison | <u>10</u> | | 6.4 | Identification | <u>172</u> |
| Term | ninal Configuration and Functions | <u>12</u> | | 6.5 | Bus Architecture – Peripheral Connectivity | <u>173</u> |
| 4.1 | Pin Diagrams | <u>12</u> | | 6.6 | CPU and System Control | <u>174</u> |
| 4.2 | Signal Descriptions | <u>18</u> | 7 | Devi | ce and Documentation Support | <u>185</u> |
| 4.3 | Pins With Internal Pullup and Pulldown | <u>41</u> | | 7.1 | Device Support | <u>185</u> |
| 4.4 | Pin Multiplexing | <u>42</u> | | 7.2 | Documentation Support | 188 |
| Spec | cifications | <u>50</u> | | 7.3 | Related Links | 189 |
| 5.1 | Absolute Maximum Ratings | <u>50</u> | | 7.4 | Community Resources | 189 |
| 5.2 | ESD Ratings | <u>50</u> | | 7.5 | Trademarks | 189 |
| 5.3 | Recommended Operating Conditions | <u>51</u> | | 7.6 | Electrostatic Discharge Caution | 189 |
| 5.4 | Electrical Characteristics | <u>51</u> | | 7.7 | Glossary | 189 |
| 5.5 | Power Consumption Summary | <u>52</u> | 8 | | | |
| 5.6 | Thermal Resistance Characteristics | <u>56</u> | | Infor | mation | <u>190</u> |
| 5.7 | System | <u>58</u> | | 8.1 | Packaging Information | <u>190</u> |
| 5.8 | Analog Peripherals | 00 | | | | |
| | 1.1 1.2 1.3 1.4 Revi Devi Term 4.1 4.2 4.3 4.4 Spec 5.1 5.2 5.3 5.4 5.5 5.6 5.7 | 1.1 Features 1.2 Applications 1.3 Description 1.4 Functional Block Diagram Revision History Device Comparison Terminal Configuration and Functions 4.1 Pin Diagrams 4.2 Signal Descriptions 4.3 Pins With Internal Pullup and Pulldown 4.4 Pin Multiplexing. Specifications 5.1 Absolute Maximum Ratings 5.2 ESD Ratings 5.3 Recommended Operating Conditions 5.4 Electrical Characteristics 5.5 Power Consumption Summary 5.6 Thermal Resistance Characteristics 5.7 System | 1.2 Applications 2 1.3 Description 3 1.4 Functional Block Diagram 4 Revision History 6 Device Comparison 10 Terminal Configuration and Functions 12 4.1 Pin Diagrams 12 4.2 Signal Descriptions 18 4.3 Pins With Internal Pullup and Pulldown 41 4.4 Pin Multiplexing 42 Specifications 50 5.1 Absolute Maximum Ratings 50 5.2 ESD Ratings 50 5.3 Recommended Operating Conditions 51 5.4 Electrical Characteristics 51 5.5 Power Consumption Summary 52 5.6 Thermal Resistance Characteristics 56 5.7 System 58 | 1.1 Features 1 1.2 Applications 2 6 1.3 Description 3 1.4 Functional Block Diagram 4 Revision History 6 Device Comparison 10 Terminal Configuration and Functions 12 4.1 Pin Diagrams 12 4.2 Signal Descriptions 18 7 4.3 Pins With Internal Pullup and Pulldown 41 4.4 Pin Multiplexing 42 Specifications 50 5.1 Absolute Maximum Ratings 50 5.2 ESD Ratings 50 5.3 Recommended Operating Conditions 51 5.4 Electrical Characteristics 51 5.5 Power Consumption Summary 52 8 5.6 Thermal Resistance Characteristics 56 5.7 System 58 | 1.1 Features 1 5.10 1.2 Applications 2 6 1.3 Description 3 6.1 1.4 Functional Block Diagram 4 6.2 Revision History 6 6.3 Device Comparison 10 6.4 Terminal Configuration and Functions 12 6.5 4.1 Pin Diagrams 12 6.6 4.2 Signal Descriptions 18 7 Devidence 4.3 Pins With Internal Pullup and Pulldown 41 7.1 7.1 4.4 Pin Multiplexing 42 7.2 7.2 Specifications 50 7.3 5.1 Absolute Maximum Ratings 50 7.4 5.2 ESD Ratings 50 7.5 5.3 Recommended Operating Conditions 51 7.6 5.4 Electrical Characteristics 51 7.7 5.5 Power Consumption Summary 52 8 Med 5.6 Thermal Resistance Characteristics 56 Information of the process of | 1.1Features15.10Communications Peripherals1.2Applications26Detailed Description1.3Description36.1Overview1.4Functional Block Diagram46.2Functional Block DiagramRevision History66.3MemoryDevice Comparison106.4IdentificationTerminal Configuration and Functions126.5Bus Architecture – Peripheral Connectivity4.1Pin Diagrams126.6CPU and System Control4.2Signal Descriptions187Device and Documentation Support4.3Pins With Internal Pullup and Pulldown417.1Device Support4.4Pin Multiplexing427.2Documentation Support5.1Absolute Maximum Ratings507.3Related Links5.1Absolute Maximum Ratings507.4Community Resources5.2ESD Ratings507.5Trademarks5.3Recommended Operating Conditions517.6Electrostatic Discharge Caution5.4Electrical Characteristics517.7Glossary5.5Power Consumption Summary528Mechanical Packaging and Orderable Information1.6Thermal Resistance Characteristics56Nechanical Packaging Information |



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Chang | ges from August 21, 2014 to June 19, 2015 (from Original Revision (August 2014) to A Revision) | age |
|-------|---|-----------|
| • | Global: Restructured document. | . 1 |
| • | Global: Removed Differential Mode for 12-bit ADC. | . 1 |
| • | Global: T temperature range (–40°C to 105°C) is Junction temperature (T _J). | . 1 |
| • | Global: S temperature range (-40°C to 125°C) is Junction temperature (T _J). | |
| • | Global: Q temperature range (-40°C to 150°C, Q100 qualification) is Junction temperature (T _J). | |
| • | Global: Q temperature range (-40°C to 125°C, Q100 qualification) is Free-Air temperature (T _A) | |
| • | Global: The Q temperature range is available only on the F28377S device. | |
| • | Global: Changed t _{c(SCO)} to t _{c(SYSCLK)} | |
| • | Global: Changed SYSCLKOUT to SYSCLK. | . 1 |
| • | Global: Changed t _{c(LCO)} to t _{c(LSPCLK)} | |
| • | Global: Removed "Comparator/DAC Electrical Characteristics" table (this was Table 5-7 in SPRS881) | . 1 |
| • | Global: Changed "EPWMSYNCI" to "EXTSYNCIN". | . 1 |
| • | Global: Changed "EPWMSYNCO" to "EXTSYNCOUT". | . 1 |
| • | Global: Changed V _{DDSFL} to V _{DD3VFL} . | |
| • | Section 1.1 (Features): Updated section. | |
| • | Section 1.3 (Description): Updated paragraph about connectivity. | |
| • | Figure 1-1 (Functional Block Diagram): Changed CPU1.D0 RAM and CPU1.D1 RAM to secure memory | |
| • | Figure 1-1: Moved ADCIN14 and ADCIN15 to "Analog Mux". | |
| • | Figure 1-1: Changed "Watchdog 1/2" to "Watchdog". | |
| • | Figure 1-1: Changed "EPWMSYNCI" to "EXTSYNCIN". | |
| • | Figure 1-1: Changed "EPWMSYNCO" to "EXTSYNCOUT". | |
| • | Figure 1-1: Changed "GPIO MUX" to "GPIO MUX, Input X-BAR, Output X-BAR". | |
| • | Table 3-1 (Device Comparison): ADC 12-bit mode: Changed "Channels (differential/single-ended)" to | • = |
| | "Channels (single-ended)". Updated number of channels. | 10 |
| • | Table 3-1: Changed "On-chip crystal oscillator/External clock input" to "Crystal oscillator/External clock input" | |
| • | Table 3-1: Updated SDFM channels for 100-Pin PZP package. | |
| • | Table 3-1: Updated temperature ranges (see Global changes). | |
| • | Table 3-1: Removed Product status information and footnote. | |
| • | Table 3-1: Added footnote about sample-and-hold window. | |
| • | Table 3-1: Added footnote about peripheral count on smaller package. | |
| • | Table 3-1: Added footnote about CAN. | |
| • | Table 3-1: Restructured table. | _ |
| • | Section 4.1 (Pin Diagrams): Added section title. | |
| • | Section 4.1: Added NOTE about PCB footprints and schematic symbols. | |
| • | Figure 4-6 (100-Pin PZP PowerPAD HTQFP (Top View)): Pin 17: Changed name from V _{SSA} to V _{SSA} /V _{REFLOA} | |
| • | Table 4-1 (Signal Descriptions): Updated DESCRIPTION of V _{REFHIA} , V _{REFHIB} , V _{REFHID} , ADCINAO, | |
| | ADCINA1, ADCINB0, VDAC, ADCINB1, GPIO41, XCLKOUT, XRS, TDO, V _{DD} , and V _{DDOSC} . | 18 |
| • | Section 4.3 (Pins With Internal Pullup and Pulldown): Added section. | |
| • | Section 4.4.2 (Input X-BAR): Added section. | |
| • | Section 4.4.3 (Output X-BAR): Added section. | |
| • | Table 4-6 (Alternate USB Function): Changed GPBAMSEL SETTING value from "1" to "1b". | |
| • | Section 4.4.5 (High-Speed SPI Pin Muxing): Added section. | _ |
| • | Table 4-7: Changed "MUX CONFIGURATION" value from "0x11" to "11b". | 10 |
| • | Section 5.1 (Absolute Maximum Ratings): Reformatted table. | |
| • | Section 5.1: Changed "Output clamp current, I _{OK} " to "Output current, I _{OUT} " | 50 |
| • | Section 5.1: Added Operating junction temperature, T _J | |
| • | Section 5.1: Added Storage temperature, T _{sto} | |
| • | Section 5.1. Added Storage temperature, T _{stg} Section 5.2 (ESD Ratings): Changed section title from "Handling Ratings" to "ESD Ratings". | 50 |
| _ | Section 5.2: Updated section. | |
| • | Section 5.2. Opdated Section. Section 5.3 (Recommended Operating Conditions): Updated temperature ranges (see Global changes) | |
| - | Section 5.3: Updated "V _{DDIO} , V _{DD3VFL} , V _{DDOSC} , and V _{DDA} " footnote. | |
| • | Section 5.3: Added "Operation above $T_{\perp} = 105^{\circ}$ C for extended duration will reduce the lifetime of the device" | <u> </u> |
| • | footnote | E4 |
| | IOUII OIE. | <u>31</u> |

STRUMENTS

| | (SPRABX4). | 51 |
|---|---|-----|
| | Section 5.4 (Electrical Characteristics): Updated V _{OH} , V _{OL} , I _{OH} , I _{OL} , I _{OZ} , V _{IH} , V _{IL} , I _{IH} , and I _{IL} | |
| | Section 5.5 (Power Consumption Summary): Added section. | |
| • | Section 5.5.1 (Operational Current Consumption Graphs): Added section. | 53 |
| • | Section 5.6 (Thermal Resistance Characteristics): Added section. | 56 |
| | Continue C. A. (7)A/T Declare), Added continue | F.0 |

Section 5.6.1 (ZWT Package): Added section. Section 5.6.2 (PTP Package): Added section.

Section 5.6.3 (PZP Package): Added section. Section 5.7.1 (Power Sequencing): Changed section title from "Power Management" to "Power Sequencing". 58

Section 5.7.1: Updated and restructured section. Section 5.7.2 (Reset Timing): Added section. 58

Section 5.7.3.1 (Clock Sources): Removed "Clocking Options for System PLL" figure (which was Figure 5-1 in

Section 5.7.3.1: Removed "Clocking Options for Auxiliary PLL" figure (which was Figure 5-2 in SPRS881). 60

Figure 5-5 (Device Clocking): Added figure. 61 Table 5-7 (X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)): Added table. 62

Table 5-10 (PLL Lock Times): Updated table and footnote.

Table 5-11: Added t_{c(LSPCLK)} 63 Table 5-11: Added f_(HRPWM) 63

Table 5-11: Combined LSPCLK footnote and default-at-reset footnote.

Section 5.7.3.4 (Crystal Oscillator): Added section.

Table 5-14 (Crystal Oscillator Parameters): Added table. Table 5-15 (Crystal Equivalent Series Resistance (ESR) Requirements): Changed "MAXIMUM ESR (Ω) (CL1/2

Table 5-15: Changed "MAXIMUM ESR (Ω) (CL1/2 = 24 pF)" to "MAXIMUM ESR (Ω) (CL1 = CL2 = 24 pF)"....... 65 Table 5-17 (Internal Oscillator Electrical Characteristics): Frequency accuracy across temperature: Removed

temperature ranges from TEST CONDITIONS. 66 Table 5-17: Added to SCST symbol to "Start-up and settling time".

Table 5-19 (Flash Parameters at 200 MHz): Added table. Table 5-20 (Flash/OTP Endurance): Added table. Table 5-21 (Flash Data Retention Duration): Added table. 67

Section 5.7.6 (GPIO Electrical Data and Timing): Added section. 69


Section 5.7.9 (External Memory Interface): Updated section.

Section 5.7.9.2 (Synchronous DRAM Support): Updated section. Section 5.7.9.3 (EMIF Electrical Data and Timing): Added section.

Section 5.8 (Analog Peripherals): Changed "each containing a 12-bit reference DAC" to "each containing two 12-bit reference DACs".

Section 5.8.1 (Analog-to-Digital Converter (ADC)): Updated "The ADCs on this device are successive

approximation (SAR) style ADCs ..." paragraph. Copyright © 2014-2015, Texas Instruments Incorporated



Revision History



| • | Table 5-40 (ADC Operating Conditions (16-Bit Differential Mode)): Added table. | . 96 |
|---|--|-----------------|
| • | Table 5-41 (ADC Characteristics (16-Bit Differential Mode)): Changed table title from "ADC Characteristics (16- | |
| | Bit Mode)" to "ADC Characteristics (16-Bit Differential Mode)". | |
| • | Table 5-41: Updated table. | |
| • | Table 5-41: Added footnote about clock source and jitter. | |
| • | Table 5-41: Added footnote about Typical, Minimum, and Maximum values. | |
| • | Table 5-42 (ADC Operating Conditions (12-Bit Single-Ended Mode)): Added table. | . 97 |
| • | Table 5-43 (ADC Characteristics (12-Bit Single-Ended Mode)): Changed table title from "ADC Characteristics | |
| | (12-Bit Mode)" to "ADC Characteristics (12-Bit Single-Ended Mode)". | |
| • | Table 5-43: Updated table. | |
| • | Table 5-43: Added footnote about clock source and jitter. | |
| • | Table 5-43: Added footnote about Typical, Minimum, and Maximum values. | |
| • | Section 5.8.1.1.1 (ADC Input Models): Added section. | |
| • | Table 5-44 (Single-Ended Input Model Parameters): Changed R $_{\text{on}}$ value from 500 Ω to 425 Ω | |
| • | Section 5.8.1.1.2 (ADC Timing Diagrams): Added section. | 100 |
| • | Table 5-49 (Temperature Sensor Electrical Characteristics): ADC acquisition time: Changed MIN value from 450 | |
| | ns to 700 ns. | <u>105</u> |
| • | Section 5.8.2 (Comparator Subsystem): Updated "Each CMPSS module includes two" paragraph | 106 |
| • | Table 5-50 (Comparator Electrical Characteristics): Updated table. | 108 |
| • | Table 5-51 (Reference DAC Static Electrical Characteristics): Added table. | |
| • | Figure 5-36 (DAC Module Block Diagram): Updated diagram. | 109 |
| • | Table 5-52 (Reference DAC Electrical Characteristics): Changed table title from "Buffered DAC Electrical | |
| | Characteristics" to "Reference DAC Electrical Characteristics". | |
| • | Table 5-52: Updated table. | |
| • | Table 5-52: Added footnote about Typical, Minimum, and Maximum values. | |
| • | Section 5.9.1.1 (eCAP Electrical Data and Timing): Added section. | |
| • | Section 5.9.2.2 (ePWM Electrical Data and Timing): Added section. | |
| • | Section 5.9.3.1 (eQEP Electrical Data and Timing): Added section. | |
| • | Section 5.9.4.1 (HRPWM Electrical Data and Timing): Added section | |
| • | Section 5.9.5: Removed "Ability to bypass filter module" feature. | |
| • | Figure 5-43 (SDFM): Updated figure. | |
| • | Section 5.9.5.1 (SDFM Electrical Data and Timing): Added section. | |
| • | Section 5.10.1 (Controller Area Network (CAN)): Added NOTE about CAN and D_CAN. | |
| • | Section 5.10.1: Updated list of CAN module features. | |
| • | Section 5.10.1: Added NOTE about accuracy of the on-chip zero-pin oscillator. | |
| • | Section 5.10.2.1 (I ² C Electrical Data and Timing): Added section. | |
| • | Section 5.10.3.1 (McBSP Electrical Data and Timing): Added section. | |
| • | Section 5.10.5.1 (SPI Electrical Data and Timing): Added section. | |
| • | Section 5.10.6 (Universal Serial Bus Controller): Added NOTE about accuracy of on-chip zero-pin oscillator | |
| • | Section 5.10.6.1 (USB Electrical Data and Timing): Added section. | 159 |
| • | Section 5.10.7 (Universal Parallel Port (uPP)): Added section. | |
| • | Section 5.10.7.1 (uPP Electrical Data and Timing): Added section. | |
| • | Section 6.1 (Overview): Added section. | 165 |
| • | Section 6.3 (Memory): Changed section title from "Memory Maps" to "Memory" | 167 |
| • | Section 6.3.1 (C28x Memory Map): Changed section title from "Memory Map" to "C28x Memory Map" | 167 |
| • | Table 6-1 (C28x Memory Map): Changed table title from "Memory Map" to "C28x Memory Map" | 167 |
| • | Table 6-1: Changed column heading from "RAM" to "MEMORY". | 167 |
| • | Table 6-1: Removed underscore character, "_", from MEMORY names | 167 |
| • | Table 6-1: Changed "CPU1.CLA1_to_CPU1_MSG_RAM" to "CLA to CPU MSGRAM" | |
| • | Table 6-1: Changed "CPU1_to_CPU1.CLA1_MSG_RAM" to "CPU to CLA MSGRAM" | |
| • | Table 6-1: CAN A Message RAM: Changed START ADDRESS from 0x0004 8800 to 0x0004 9000 | |
| • | Table 6-1: CAN B Message RAM: Changed START ADDRESS from 0x0004 A800 to 0x0004 B000 | <u>167</u> |
| • | Table 6-1: Boot ROM: Changed END ADDRESS from 0x003F FFBD to 0x003F FFBF | 167 |
| • | Table 6-1: Vectors: Changed SIZE from 64 to 64 x 16. Changed START ADDRESS from 0x003F FFBE to | |
| | 0x003F FFC0. | <u>167</u> |
| • | Table 6-4 (EMIF Chip Select Memory Map): EMIF2_CS0n - Data: Changed SIZE from "256M x 16" to "64M x | . - |
| | 16". Changed END ADDRESS from "0x9FFF FFFF" to "0x93FF FFFF". | <u>170</u> |
| • | Table 6-5 (Peripheral Registers Memory Map): STRUCTURE NAME column: Changed "CPU_TIMER_REGS" to | 470 |
| | "CPUTIMER_REGS". | <u>170</u> |

| • | Table 6-5: CpuTimer0Regs: Changed END ADDRESS from 0x0000 3C07 to 0x0000 0C07. Table 6-5: CpuTimer1Regs: Changed END ADDRESS from 0x0000 5C0F to 0x0000 0C0F. Table 6-5: CpuTimer2Regs: Changed END ADDRESS from 0x0000 C17F to 0x0000 0C17. Table 6-5: Added Cla1SoftIntRegs (0x0000 0CE0 to 0x0000 0CFF). | 170 170 170 170 |
|---|--|--------------------------|
| • | Table 6-5: InputXbarRegs: Changed END ADDRESS from 0x0000 793F to 0x0000 791F. Table 6-5: Added XbarRegs (0x0000 7920 to 0x0000 793F). | 170 170 |
| • | Section 6.4 (Identification): Changed section title from "Device Identification Registers" to "Identification" Table 6-7 (Bus Master Peripheral Access): Updated "These modules are on a Peripheral Frame with DMA | |
| • | access" footnote | 173 178 |
| • | Table 6-11 (Device Boot Mode): Changed table title from "Device Boot Mode – Decoded by CPU1" to "Device Boot Mode". | 179 |
| • | Table 6-12 (GPIO Pins Used by Each Peripheral Bootloader): USB Boot: Updated NOTES | 180 181 |
| • | Section 6.6.5.3 (Global Shared RAM (GSx RAM)): Added "All GSx RAM blocks have parity" | 182 185 |
| • | Section 7.2 (Documentation Support): Added the Calculating Useful Lifetimes of Embedded Processors Application Report (SPRABX4). | 188 |



3 Device Comparison

Table 3-1. Device Comparison

| FEATURE ⁽¹⁾ | | | 28377S | | <u>28376S</u> | | | 28375S | | | 28374S | | |
|----------------------------------|-------------------------------------|-------------|------------|------------|---------------|------------|------------|-------------|------------|------------|-------------|------------|------------|
| Package Type | | 337- | 176- | 100- | 337- | 176- | 100- | 337- | 176- | 100- | 337- | 176- | 100- |
| (ZWT is an nFB PTP is an HLQI | FP package. | Ball ZWT | Pin PTP | Pin PZP | Ball ZWT | Pin PTP | Pin PZP | Ball ZWT | Pin PTP | Pin PZP | Ball ZWT | Pin PTP | Pin PZP |
| PZP is an HTQI | FP раскаде.) | | | | or and Ac | | | | | | | | |
| Processor speed | d (MHz) | | | 1100633 | or and Ac | celei atol | | 00 | | | | | |
| Floating-Point U | | Yes | | | | | | | | | | | |
| VCU-II | - () | Yes | | | | | | | | | | | |
| TMU – Type 0 | | | | | | | Y | es | | | | | |
| CLA – Type 1 | | | | | | | | 1 | | | | | |
| 6-Channel DMA | - Type 0 | | | | | | | 1 | | | | | |
| | | | | | Memory | / | | | | | | | |
| Flash (16-bit wo | rds) | | 512KW | | | 256KW | | | 512KW | | | 256KW | |
| RAM | Dedicated and Local Shared RAM | | | | | | 18 | KW | | | | | |
| (16-bit words) | Global Shared RAM | | 64KW | | | 48KW | | | 64KW | | | 48KW | |
| | Total RAM | 82KW | | | | 66KW | | | 82KW | | | 66KW | |
| Code security for OTP blocks | or on-chip Flash, RAM, and | | | | | | Y | es | | | | | |
| Boot ROM | | | | | | | Y | es | | | | | |
| One-Time Progr (16-bit words) | rammable (OTP) memory | | | | | | 2h | (W | | | | | |
| | | | | | System | ı | | | | | | | |
| 32-bit CPU time | rs | 3 | | | | | | | | | | | |
| Watchdog timers | | 1 | | | | | | | | | | | |
| Nonmaskable In timers | iterrupt Watchdog (NMIWD) | | | | | | | 1 | | | | | |
| Crystal oscillato | r/External clock input | 1 | | | | | | | | | | | |
| 0-pin internal os | cillator | 2 | | | | | | | | | T | | |
| I/O pins (shared) | GPIO | 169 | 97 | 41 | 169 | 97 | 41 | 169 | 97 | 41 | 169 | 97 | 41 |
| External interrup | ots | | | | | | ; | 5 | | | | | |
| EMIF | EMIF1 16/32-bit | 1 | 1 | - | | 1 | - | | 1 | - | | 1 | - |
| LIVIII | EMIF2 16-bit | 1 | _ | - | 1 | _ | - | 1 | _ | - | 1 | - | _ |
| | | | | Ana | log Perip | herals | | 1 | | | | | |
| | MSPS | | | 1 | .1 | | | | | | _ | | |
| ADC 16-bit | Conversion Time (ns) ⁽²⁾ | | T | | 15 | T | | | | | _ | | |
| mode | Input pins | 24 | 20 | 14 | 24 | 20 | 14 | | | | _ | | |
| | Channels (differential) | 12 | 9 | 7 | 12 | 9 | 7 | | | | _ | | |
| | MSPS | | | | | | | .5 | | | | | |
| ADC 12-bit | Conversion Time (ns) ⁽²⁾ | | | | T | | ı | 90 | | | | | |
| mode | Input pins | 24 | 20 | 14 | 24 | 20 | 14 | 24 | 20 | 14 | 24 | 20 | 14 |
| | Channels (single-ended) | 24 | 20 | 14 | 24 | 20 | 14 | 24 | 20 | 14 | 24 | 20 | 14 |
| | it or 12-bit ADCs | 4 | 4 | 2 | 1 | 4 | 2 | | | 1 | _ | | |
| Number of 12-bi | | | | | | | | | | | 2 | | |
| Temperature se | | | | | | | | 1 | | | | | |
| • | CMPSS has two d two internal DACs) | 8 | 3 | 4 | 8 | 8 | 4 | 8 4 8 4 | | | | | |
| Buffered DAC | | | | | | | ; | 3 | | | | | |



Table 3-1. Device Comparison (continued)

| | | <u>28377S</u> | | | 28376S | | | 28375S | | <u>28374S</u> | | | |
|---|--|---------------------|------------------------------------|--------------------|---------------------|--------------------|--------------------|---------------------|--------------------|--------------------|---------------------|--------------------|--------------------|
| Package Type (ZWT is an nFBGA package. PTP is an HLQFP package. PZP is an HTQFP package.) | | 337- Ball ZWT | 176- Pin PTP | 100- Pin PZP | 337- Ball ZWT | 176- Pin PTP | 100- Pin PZP | 337- Ball ZWT | 176- Pin PTP | 100- Pin PZP | 337- Ball ZWT | 176- Pin PTP | 100- Pin PZP |
| | | | Control Peripherals ⁽³⁾ | | | | | | | | | | |
| eCAP inputs - 1 | Гуре 0 | | | | | | (| 6 | | | | | |
| Enhanced Pulse Width Modulator (ePWM) Type-4 channels | | 2 | 4 | 15 | 2 | 4 | 15 | 2 | 4 | 15 | 2 | 4 | 15 |
| eQEP modules | - Type 0 | 3 | 3 | 2 | 3 | 3 | 2 | ; | 3 | 2 | 3 | 3 | 2 |
| High-resolution | ePWM Type-4 channels | 1 | 6 | 9 | 1 | 6 | 9 | 1 | 6 | 9 | 1 | 6 | 9 |
| SDFM channels | ; | 8 | 3 | 6 | 8 | 3 | 6 | | 3 | 6 | 8 | 3 | 6 |
| | Communication Peripherals ⁽³⁾ | | | | | | | | | | | | |
| Controller Area | Network (CAN) – Type 0 ⁽⁴⁾ | | | | | | : | 2 | | | | | |
| Inter-Integrated | Circuit (I ² C) – Type 0 | 2 | | | | | | | | | | | |
| Multichannel Bu (McBSP) – Type | iffered Serial Port e 1 | 2 | | | | | | | | | | | |
| Serial Communi Type 0 | ications Interface (SCI) - | 2 | 1 | 3 | 4 | 4 | | 4 | | 3 | 4 | 1 | 3 |
| Serial Periphera | al Interface (SPI) – Type 2 | | | | | | ; | 3 | | | | | |
| Universal Serial | Bus (USB) - Type 0 | 1 | | | | | | | | | | | |
| uPP | | | | | | | | 1 | | | | | |
| | | | 7 | emperat | ure and C | ualificati | on | | | | | | |
| Junction | T: -40°C to 105°C | | | | | | Υ | es | | | | | |
| Junction Temperature S | S: -40°C to 125°C | | | | | | Υ | es | | | | | |
| (T _J) | Q: -40°C to 150°C ⁽⁵⁾ | | Yes | | | | | | No | | | | |
| Free-Air Temperature (T _A) | | Yes | | _ | | | | No | | | | | |

- (1) A type change represents a major functional feature difference in a peripheral module. Within a peripheral type, there may be minor differences between devices that do not affect the basic functionality of the module.
- (2) Time between start of sample-and-hold window to start of sample-and-hold window of the next conversion.
- (3) For devices that are available in more than one package, the peripheral count listed in the smaller package is reduced because the smaller package has less device pins available. The number of peripherals internally present on the device is not reduced compared to the largest package offered within a part number. See Section 4 to identify which peripheral instances are accessible on pins in the smaller package.
- (4) The CAN module uses the popular IP known as D_CAN. This document uses the names "CAN" and "D_CAN" interchangeably to reference this peripheral.
- (5) "Q" refers to Q100 qualification for automotive applications.



4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 to Figure 4-4 show the terminal assignments on the 337-ball ZWT New Fine Pitch Ball Grid Array. Each figure shows a quadrant of the terminal assignments. Figure 4-5 shows the pin assignments on the 176-pin PTP PowerPAD Thermally Enhanced Low-Profile Quad Flatpack. Figure 4-6 shows the pin assignments on the 100-pin PZP PowerPAD Thermally Enhanced Thin Quad Flatpack.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | |
|---|-------------------|---------|---------|---------|-------------------|-------------------|-----------------|-------------------|-------------------|-----------------|---|
| W | Vssa | ADCINB1 | ADCINB3 | ADCINB5 | VREFHIB | VREFLOD | V _{SS} | V _{DDIO} | GPIO128 | GPIO116 | W |
| V | VREFHIA | ADCINB0 | ADCINB2 | ADCINB4 | VREFHID | VREFLOB | Vssa | GPIO124 | GPIO127 | GPIO131 | ٧ |
| U | ADCINA0 | ADCINA2 | ADCINA4 | ADCIN15 | ADCIND1 | ADCIND3 | ADCIND5 | GPIO123 | GPIO126 | GPIO130 | U |
| Т | ADCINA1 | ADCINA3 | ADCINA5 | ADCIN14 | ADCIND0 | ADCIND2 | ADCIND4 | GPIO122 | GPIO125 | GPIO129 | Т |
| R | VREFHIC | VREFLOA | ADCINC2 | ADCINC4 | Vssa | VDDA | Vss | Vss | VDDIO | VDD | R |
| Р | Vssa | VREFLOC | ADCINC3 | ADCINC5 | Vssa | V _{DDA} | Vss | Vss | V _{DDIO} | V _{DD} | P |
| N | Vss | GPIO109 | GPIO114 | GPI0113 | Vss | Vss | 7 N | 8 | 9 | 10 | |
| М | V _{DDIO} | GPIO110 | GPIO112 | GPI0111 | V _{DDIO} | V _{DDIO} | М | Vss | Vss | Vss | M |
| L | GPIO27 | GPIO106 | GPIO107 | GPIO108 | Vss | Vss | L | Vss | Vss | Vss | L |
| К | GPIO26 | GPIO25 | GPIO24 | GPIO23 | V _{DD} | V _{DD} | К | V _{SS} | Vss | V _{SS} | К |
| | 1 | 2 | 3 | 4 | 5 | 6 | | 8 | 9 | 10 | |

A. Only the GPIO function is shown on GPIO terminals. See Table 4-1 for the complete, muxed signal name.

Figure 4-1. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) - [Quadrant A]

16

10

1Ω

STRUMENTS

12


| | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | |
|---|---------|---------|-----------------|-------------------|-------------------|---------|---------|---------|-------------------|---|
| W | GPIO29 | FLT1 | TDI | TMS | TDO | GPIO121 | GPIO39 | GPIO132 | Vss | W |
| V | GPIO28 | GPIO115 | FLT2 | TRST | тск | GPIO36 | GPIO40 | GPIO134 | V _{DDIO} | ٧ |
| U | GPIO31 | GPIO117 | GPIO32 | GPIO34 | GPIO120 | GPIO37 | GPIO41 | GPIO135 | ERRORSTS | U |
| Ť | GPIO30 | GPIO118 | GPIO33 | GPIO35 | GPIO119 | GPIO38 | GPIO136 | GPIO137 | GPIO138 | Т |
| R | VDD3VFL | VDD3VFL | V _{DD} | Vss | Vss | GPIO48 | GPIO49 | GPIO50 | GPIO51 | R |
| Р | Vss | Vss | V _{DD} | Vss | Vss | GPIO52 | GPIO53 | GPIO54 | GPIO55 | Р |
| | 11 | 12 | 13 N | V _{DDIO} | V _{DDIO} | GPIO56 | GPIO58 | GPIO57 | GPIO139 | N |
| М | Vss | Vss | М | Vss | Vss | GPIO59 | GPIO60 | GPIO141 | GPIO140 | М |
| L | Vss | Vss | L | V _{DDIO} | V _{DDIO} | GPIO61 | GPIO64 | Vss | GPIO142 | L |
| К | Vss | Vss | К | Vss | Vss | GPIO65 | GPIO66 | GPIO44 | GPIO45 | К |
| | 11 | 12 | | 14 | 15 | 16 | 17 | 18 | 19 | |

15

A. Only the GPIO function is shown on GPIO terminals. See Table 4-1 for the complete, muxed signal name.

Figure 4-2. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant B]






A. Only the GPIO function is shown on GPIO terminals. See Table 4-1 for the complete, muxed signal name.

Figure 4-3. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant C]






A. Only the GPIO function is shown on GPIO terminals. See Table 4-1 for the complete, muxed signal name.

Figure 4-4. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant D]






A. Only the GPIO function is shown on GPIO pins. See Table 4-1 for the complete, muxed signal name.

Figure 4-5. 176-Pin PTP PowerPAD Thermally Enhanced Low-Profile Quad Flatpack (Top View)





A. Only the GPIO function is shown on GPIO pins. See Table 4-1 for the complete, muxed signal name.

Figure 4-6. 100-Pin PZP PowerPAD HTQFP (Top View)

NOTE

PCB footprints and schematic symbols are available for download in a vendor-neutral format, which can be exported to the leading EDA CAD/CAE design tools. See the "CAD/CAE symbols" section in each device's product folder, under the Packaging section. These can also be searched for at http://webench.ti.com/cad/.

4.2 Signal Descriptions

Table 4-1 describes the signals. The GPIO function is the default at reset, unless otherwise mentioned. The peripheral signals that are listed under them are alternate functions. Some peripheral functions may not be available in all devices. See Table 3-1 for details. All GPIO pins are I/O/Z and have an internal pullup, which can be selectively enabled or disabled on a per-pin basis. This feature only applies to the GPIO pins. The pullups are not enabled at reset.

Table 4-1. Signal Descriptions

| TERMINAL | | | | | | | | |
|---------------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|--|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION | | |
| | • | Α | DC, DAC, | AND CO | MPARATOR | SIGNALS | | |
| V _{REFHIA} | | V1 | 37 | 19 | I | ADC-A high reference. Place at least a 1- μ F capacitor on this pin for the 12-bit mode, or at least a 22- μ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the V _{REFHIA} and V _{REFLOA} pins. | | |
| V _{REFHIB} | | W5 | 53 | 37 | I | ADC-B high reference. Place at least a 1- μ F capacitor on this pin for the 12-bit mode, or at least a 22- μ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the V _{REFHIB} and V _{REFLOB} pins. | | |
| V _{REFHIC} | | R1 | 35 | _ | I | ADC-C high reference. Place at least a 1- μ F capacitor on this pin for the 12-bit mode, or at least a 22- μ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the V_{REFHIC} and V_{REFLOC} pins. | | |
| V _{REFHID} | | V5 | 55 | _ | I | ADC-D high reference. Place at least a 1- μ F capacitor on this pin for the 12-bit mode, or at least a 22- μ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the V _{REFHID} and V _{REFLOD} pins. | | |
| V _{REFLOA} | | R2 | 33 | 17 | I | ADC-A low reference. On the PZP package, pin 17 is double-bonded to $V_{\rm SSA}$ and $V_{\rm REFLOA}$. On the PZP package, pin 17 must be connected to $V_{\rm SSA}$ on the system board. | | |
| V _{REFLOB} | | V6 | 50 | 34 | I | ADC-B low reference | | |
| V _{REFLOC} | | P2 | 32 | _ | I | ADC-C low reference | | |
| V _{REFLOD} | | W6 | 51 | _ | I | ADC-D low reference | | |
| ADCIN14 | | T4 | 44 | 26 | I | Input 14 to all ADCs. This pin can be used as a general- purpose ADCIN pin or it can be used to calibrate all ADCs together (either single-ended or differential) from an external reference. | | |
| CMPIN4P | | | | | 1 | Comparator 4 positive input | | |
| ADCIN15 | | U4 | 45 | 27 | I | Input 15 to all ADCs. This pin can be used as a general-purpose ADCIN pin or it can be used to calibrate all ADCs together (either single-ended or differential) from an external reference. | | |
| CMPIN4N | | | | | I | Comparator 4 negative input | | |
| ADCINA0 | | U1 | 43 | 25 | I | ADC-A input 0. There is a 50-k Ω internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled. | | |
| DACOUTA | | | | | 0 | DAC-A output | | |
| ADCINA1 | | T1 | 42 | 24 | I | ADC-A input 1. There is a 50-k Ω internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled. | | |
| DACOUTB | | | | | 0 | DAC-B output | | |



| TERMINAL | | | | | | |
|----------|-----------------|--------------------|-------------------|-------------------|----------------------|---|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| ADCINA2 | | U2 | 41 | 23 | 1 | ADC-A input 2 |
| CMPIN1P | | 02 | 71 | 23 | I | Comparator 1 positive input |
| ADCINA3 | | T2 | 40 | 22 | 1 | ADC-A input 3 |
| CMPIN1N | | 12 | 40 | 22 | I | Comparator 1 negative input |
| ADCINA4 | | U3 | 39 | 21 | 1 | ADC-A input 4 |
| CMPIN2P | | 00 | | 21 | 1 | Comparator 2 positive input |
| ADCINA5 | | T3 | 38 | 20 | 1 | ADC-A input 5 |
| CMPIN2N | | 15 | 30 | 20 | I | Comparator 2 negative input |
| ADCINB0 | | V2 | 46 | 28 | ı | ADC-B input 0. There is a 100-pF capacitor to V _{SSA} on this pin in both ADC input or DAC reference mode which cannot be disabled. If this pin is being used as a reference for the on-chip DACs, place at least a 1-μF capacitor on this pin. Optional external reference voltage for on-chip DACs. |
| · Sine | | | | | • | There is a 100-pF capacitor to V _{SSA} on this pin in both ADC input or DAC reference mode which cannot be disabled. If this pin is being used as a reference for the on-chip DACs, place at least a 1-µF capacitor on this pin. |
| ADCINB1 | | W2 | 47 | 29 | I | ADC-B input 1. There is a $50\text{-}k\Omega$ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled. |
| DACOUTC | | | | | 0 | DAC-C output |
| ADCINB2 | | V3 | 48 | 30 | 1 | ADC-B input 2 |
| CMPIN3P | | ٧٥ | 40 | 30 | 1 | Comparator 3 positive input |
| ADCINB3 | | W3 | 49 | 31 | I | ADC-B input 3 |
| CMPIN3N | | | | 0. | I | Comparator 3 negative input |
| ADCINB4 | | V4 | _ | 32 | I | ADC-B input 4 |
| ADCINB5 | | W4 | - | 33 | I | ADC-B input 5 |
| ADCINC2 | | R3 | 31 | _ | I | ADC-C input 2 |
| CMPIN6P | | | | | I | Comparator 6 positive input |
| ADCINC3 | | P3 | 30 | _ | I | ADC-C input 3 |
| CMPIN6N | | _ | | | I | Comparator 6 negative input |
| ADCINC4 | | R4 | 29 | _ | I | ADC-C input 4 |
| CMPIN5P | | | | | I | Comparator 5 positive input |
| ADCINC5 | | P4 | _ | _ | I | ADC-C input 5 |
| CMPIN5N | | | | | I | Comparator 5 negative input |
| ADCIND0 | | T5 | 56 | _ | I | ADC-D input 0 |
| CMPIN7P | | | | | I | Comparator 7 positive input |
| ADCIND1 | | U5 | 57 | _ | I | ADC-D input 1 |
| CMPIN7N | | | | | l . | Comparator 7 negative input |
| ADCIND2 | | Т6 | 58 | _ | l | ADC-D input 2 |
| CMPIN8P | | | | | l | Comparator 8 positive input |
| ADCIND3 | | U6 | 59 | _ | l . | ADC-D input 3 |
| CMPIN8N | | | | | l | Comparator 8 negative input |
| ADCIND4 | | T7 | 60 | _ | I | ADC-D input 4 |
| ADCIND5 | | U7 | | _ | I | ADC-D input 5 |

| | TERMINAL | | | | s (continued) | |
|-------------|-----------------|-------------|------------|------------|----------------------|---|
| | | ZWT | PTP | PZP | UO (7(1) | DESCRIPTION |
| NAME | MUX POSITION | BALL NO. | PIN NO. | PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| | | | GPIO AN | ID PERIP | HERAL SIG | NALS ⁽²⁾ |
| GPIO0 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 0 |
| EPWM1A | 1 | C8 | 160 | _ | 0 | Enhanced PWM1 output A and HRPWM channel |
| SDAA | 6 | | | | I/OD | I2C-A data open-drain bidirectional port |
| GPIO1 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 1 |
| EPWM1B | 1 | Do | 161 | | 0 | Enhanced PWM1 output B and HRPWM channel |
| MFSRB | 3 | D8 | 161 | _ | I/O | McBSP-B receive frame synch |
| SCLA | 6 | | | | I/OD | I2C-A clock open-drain bidirectional port |
| GPIO2 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 2 |
| EPWM2A | 1 | ۸7 | 160 | 04 | 0 | Enhanced PWM2 output A and HRPWM channel |
| OUTPUTXBAR1 | 5 | A7 | 162 | 91 | 0 | Output 1 of the output XBAR |
| SDAB | 6 | | | | I/OD | I2C-B data open-drain bidirectional port |
| GPIO3 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 3 |
| EPWM2B | 1 | | | | 0 | Enhanced PWM2 output B and HRPWM channel |
| OUTPUTXBAR2 | 2 | D.7 | 400 | 00 | 0 | Output 2 of the output XBAR |
| MCLKRB | 3 | В7 | 163 | 92 | I/O | McBSP-B receive clock |
| OUTPUTXBAR2 | 5 | | | | 0 | Output 2 of the output XBAR |
| SCLB | 6 | | | | I/OD | I2C-B clock open-drain bidirectional port |
| GPIO4 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 4 |
| EPWM3A | 1 | | | | 0 | Enhanced PWM3 output A and HRPWM channel |
| OUTPUTXBAR3 | 5 | C7 | 164 | 93 | 0 | Output 3 of the output XBAR |
| CANTXA | 6 | | | | 0 | CAN-A transmit |
| GPIO5 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 5 |
| EPWM3B | 1 | | | | 0 | Enhanced PWM3 output B and HRPWM channel |
| MFSRA | 2 | D7 | 165 | _ | I/O | McBSP-A receive frame synch |
| OUTPUTXBAR3 | 3 | | | | 0 | Output 3 of the output XBAR |
| CANRXA | 6 | | | | ı | CAN-A receive |
| GPIO6 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 6 |
| EPWM4A | 1 | | | | 0 | Enhanced PWM4 output A and HRPWM channel |
| OUTPUTXBAR4 | 2 | | | | 0 | Output 4 of the output XBAR |
| EXTSYNCOUT | 3 | A6 | 166 | _ | 0 | External ePWM synch pulse output |
| EQEP3A | 5 | | | | ı | Enhanced QEP3 input A |
| CANTXB | 6 | | | | 0 | CAN-B transmit |
| GPIO7 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 7 |
| EPWM4B | 1 | | | | 0 | Enhanced PWM4 output B and HRPWM channel |
| MCLKRA | 2 | | | | I/O | McBSP-A receive clock |
| OUTPUTXBAR5 | 3 | B6 | 167 | - | 0 | Output 5 of the output XBAR |
| EQEP3B | 5 | | | | I | Enhanced QEP3 input B |
| CANRXB | 6 | | | | ı | CAN-B receive |
| GPIO8 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 8 |
| EPWM5A | 1 | | | | 0 | Enhanced PWM5 output A and HRPWM channel |
| CANTXB | 2 | | | | 0 | CAN-B transmit |
| ADCSOCAO | 3 | G2 | 18 | _ | 0 | ADC start-of-conversion A |
| EQEP3S | 5 | | | | I/O | Enhanced QEP3 strobe |
| SCITXDA | 6 | | | | 0 | SCI-A transmit data |
| CONTROL | 3 | | 1 | | | 5017. Garioffitt data |



| | TERMINAL | | | | | |
|-------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO9 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 9 |
| EPWM5B | 1 | | | | 0 | Enhanced PWM5 output B and HRPWM channel |
| SCITXDB | 2 | G3 | 19 | | 0 | SCI-B transmit data |
| OUTPUTXBAR6 | 3 | GS | 19 | _ | 0 | Output 6 of the output XBAR |
| EQEP3I | 5 | | | | I/O | Enhanced QEP3 index |
| SCIRXDA | 6 | | | | I | SCI-A receive data |
| GPIO10 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 10 |
| EPWM6A | 1 | | | | 0 | Enhanced PWM6 output A and HRPWM channel |
| CANRXB | 2 | | | | 1 | CAN-B receive |
| ADCSOCBO | 3 | B2 | 1 | 100 | 0 | ADC start-of-conversion B |
| EQEP1A | 5 | DZ | ' | 100 | 1 | Enhanced QEP1 input A |
| SCITXDB | 6 | | | | 0 | SCI-B transmit data |
| UPP-WAIT | 15 | | | | I/O | Universal parallel port wait. Receiver asserts to request a pause in transfer. |
| GPIO11 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 11 |
| EPWM6B | 1 | | | | 0 | Enhanced PWM6 output B and HRPWM channel |
| SCIRXDB | 2, 6 | | | | I | SCI-B receive data |
| OUTPUTXBAR7 | 3 | C1 | 2 | 1 | 0 | Output 7 of the output XBAR |
| EQEP1B | 5 | | | | I | Enhanced QEP1 input B |
| UPP-STRT | 15 | | | | I/O | Universal parallel port start. Transmitter asserts at start of DMA line. |
| GPIO12 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 12 |
| EPWM7A | 1 | | | | 0 | Enhanced PWM7 output A and HRPWM channel |
| CANTXB | 2 | | | | 0 | CAN-B transmit |
| MDXB | 3 | C2 | 4 | 3 | 0 | McBSP-B transmit serial data |
| EQEP1S | 5 | 02 | · | · · | I/O | Enhanced QEP1 strobe |
| SCITXDC | 6 | | | | 0 | SCI-C transmit data |
| UPP-ENA | 15 | | | | I/O | Universal parallel port enable. Transmitter asserts while data bus is active. |
| GPIO13 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 13 |
| EPWM7B | 1 | | | | 0 | Enhanced PWM7 output B and HRPWM channel |
| CANRXB | 2 | | | | 1 | CAN-B receive |
| MDRB | 3 | D1 | 5 | 4 | 1 | McBSP-B receive serial data |
| EQEP1I | 5 | | | | I/O | Enhanced QEP1 index |
| SCIRXDC | 6 | | | | 1 | SCI-C receive data |
| UPP-D7 | 15 | | | | I/O | Universal parallel port data line 7 |
| GPIO14 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 14 |
| EPWM8A | 1 | | | | 0 | Enhanced PWM8 output A and HRPWM channel |
| SCITXDB | 2 | D.O. | | _ | 0 | SCI-B transmit data |
| MCLKXB | 3 | D2 | 6 | 5 | I/O | McBSP-B transmit clock |
| OUTPUTXBAR3 | 6 | | | | 0 | Output 3 of the output XBAR |
| UPP-D6 | 15 | | | | I/O | Universal parallel port data line 6 |



| TERMINAL | | | | | | |
|-------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO15 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 15 |
| EPWM8B | 1 | | | | 0 | Enhanced PWM8 output B and HRPWM channel |
| SCIRXDB | 2 | D3 | 7 | 6 | ı | SCI-B receive data |
| MFSXB | 3 | D3 | , | 0 | I/O | McBSP-B transmit frame synch |
| OUTPUTXBAR4 | 6 | | | | 0 | Output 4 of the output XBAR |
| UPP-D5 | 15 | | | | I/O | Universal parallel port data line 5 |
| GPIO16 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 16 |
| SPISIMOA | 1 | | | | I/O | SPI-A slave in, master out |
| CANTXB | 2 | | | | 0 | CAN-B transmit |
| OUTPUTXBAR7 | 3 | E1 | 8 | 7 | 0 | Output 7 of the output XBAR |
| EPWM9A | 5 | | | | 0 | Enhanced PWM9 output A |
| SD1_D1 | 7 | | | | I | Sigma-Delta 1 channel 1 data input |
| UPP-D4 | 15 | | | | I/O | Universal parallel port data line 4 |
| GPIO17 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 17 |
| SPISOMIA | 1 | | | | I/O | SPI-A slave out, master in |
| CANRXB | 2 | | | | I | CAN-B receive |
| OUTPUTXBAR8 | 3 | E2 | 9 | 8 | 0 | Output 8 of the output XBAR |
| EPWM9B | 5 | | | | 0 | Enhanced PWM9 output B |
| SD1_C1 | 7 | | | | ı | Sigma-Delta 1 channel 1 clock input |
| UPP-D3 | 15 | | | | I/O | Universal parallel port data line 3 |
| GPIO18 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 18 |
| SPICLKA | 1 | | | | I/O | SPI-A clock |
| SCITXDB | 2 | | | | 0 | SCI-B transmit data |
| CANRXA | 3 | E3 | 10 | 9 | ı | CAN-A receive |
| EPWM10A | 5 | | | | 0 | Enhanced PWM10 output A |
| SD1_D2 | 7 | | | | ı | Sigma-Delta 1 channel 2 data input |
| UPP-D2 | 15 | | | | I/O | Universal parallel port data line 2 |
| GPIO19 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 19 |
| SPISTEA | 1 | | | | I/O | SPI-A slave transmit enable |
| SCIRXDB | 2 | | | | ı | SCI-B receive data |
| CANTXA | 3 | E4 | 12 | 11 | 0 | CAN-A transmit |
| EPWM10B | 5 | | | | 0 | Enhanced PWM10 output B |
| SD1_C2 | 7 | | | | ı | Sigma-Delta 1 channel 2 clock input |
| UPP-D1 | 15 | | | | I/O | Universal parallel port data line 1 |
| GPIO20 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 20 |
| EQEP1A | 1 | | | | I | Enhanced QEP1 input A |
| MDXA | 2 | | | | 0 | McBSP-A transmit serial data |
| CANTXB | 3 | F2 | 13 | 12 | 0 | CAN-B transmit |
| EPWM11A | 5 | | | | 0 | Enhanced PWM11 output A |
| SD1_D3 | 7 | | | | I | Sigma-Delta 1 channel 3 data input |
| UPP-D0 | 15 | | | | I/O | Universal parallel port data line 0 |



| TERMINAL | | | | | | |
|-------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO21 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 21 |
| EQEP1B | 1 | | | | I | Enhanced QEP1 input B |
| MDRA | 2 | | | | I | McBSP-A receive serial data |
| CANRXB | 3 | F3 | 14 | 13 | I | CAN-B receive |
| EPWM11B | 5 | | | | 0 | Enhanced PWM11 output B |
| SD1_C3 | 7 | | | | I | Sigma-Delta 1 channel 3 clock input |
| UPP-CLK | 15 | | | | I/O | Universal parallel port transmit clock |
| GPIO22 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 22 |
| EQEP1S | 1 | | | | I/O | Enhanced QEP1 strobe |
| MCLKXA | 2 | | | | I/O | McBSP-A transmit clock |
| SCITXDB | 3 | J4 | 22 | _ | 0 | SCI-B transmit data |
| EPWM12A | 5 | | | | 0 | Enhanced PWM12 output A |
| SPICLKB | 6 | | | | I/O | SPI-B clock |
| SD1_D4 | 7 | | | | 1 | Sigma-Delta 1 channel 4 data input |
| GPIO23 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 23 |
| EQEP1I | 1 | | | | I/O | Enhanced QEP1 index |
| MFSXA | 2 | | | | I/O | McBSP-A transmit frame synch |
| SCIRXDB | 3 | K4 | 23 | _ | 1 | SCI-B receive data |
| EPWM12B | 5 | | | | 0 | Enhanced PWM12 output B |
| SPISTEB | 6 | | | | I/O | SPI-B slave transmit enable |
| SD1_C4 | 7 | | | | I | Sigma-Delta 1 channel 4 clock input |
| GPIO24 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 24 |
| OUTPUTXBAR1 | 1 | | | | 0 | Output 1 of the output XBAR |
| EQEP2A | 2 | 140 | 0.4 | | I | Enhanced QEP2 input A |
| MDXB | 3 | K3 | 24 | _ | 0 | McBSP-B transmit serial data |
| SPISIMOB | 6 | | | | I/O | SPI-B slave in, master out |
| SD2_D1 | 7 | | | | I | Sigma-Delta 2 channel 1 data input |
| GPIO25 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 25 |
| OUTPUTXBAR2 | 1 | | | | 0 | Output 2 of the output XBAR |
| EQEP2B | 2 | 140 | 0.5 | | I | Enhanced QEP2 input B |
| MDRB | 3 | K2 | 25 | _ | I | McBSP-B receive serial data |
| SPISOMIB | 6 | | | | I/O | SPI-B slave out, master in |
| SD2_C1 | 7 | | | | I | Sigma-Delta 2 channel 1 clock input |
| GPIO26 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 26 |
| OUTPUTXBAR3 | 1 | | | | 0 | Output 3 of the output XBAR |
| EQEP2I | 2 | | | | I/O | Enhanced QEP2 index |
| MCLKXB | 3 | K1 | 27 | _ | I/O | McBSP-B transmit clock |
| OUTPUTXBAR3 | 5 | | | | 0 | Output 3 of the output XBAR |
| SPICLKB | 6 | | | | I/O | SPI-B clock |
| SD2_D2 | 7 | | | | I | Sigma-Delta 2 channel 2 data input |

| | TEDMINIAL | | | <u>*</u> | • | (continued) |
|-------------|-----------------|--------------------|------------|------------|----------------------|--|
| | TERMINAL | | PTP | PZP | 44) | |
| NAME | MUX POSITION | ZWT BALL NO. | PIN NO. | PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO27 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 27 |
| OUTPUTXBAR4 | 1 | | | | 0 | Output 4 of the output XBAR |
| EQEP2S | 2 | | | | I/O | Enhanced QEP2 strobe |
| MFSXB | 3 | L1 | 28 | _ | I/O | McBSP-B transmit frame synch |
| OUTPUTXBAR4 | 5 | | | | 0 | Output 4 of the output XBAR |
| SPISTEB | 6 | | | | I/O | SPI-B slave transmit enable |
| SD2_C2 | 7 | | | | I | Sigma-Delta 2 channel 2 clock input |
| GPIO28 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 28 |
| SCIRXDA | 1 | | | | I | SCI-A receive data |
| EM1CS4 | 2 | 1/44 | 64 | | 0 | External memory interface 1 chip select 4 |
| OUTPUTXBAR5 | 5 | V11 | 64 | _ | 0 | Output 5 of the output XBAR |
| EQEP3A | 6 | | | | 1 | Enhanced QEP3 input A |
| SD2_D3 | 7 | | | | 1 | Sigma-Delta 2 channel 3 data input |
| GPIO29 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 29 |
| SCITXDA | 1 | | | | 0 | SCI-A transmit data |
| EM1SDCKE | 2 | 14/4 | 0.5 | | 0 | External memory interface 1 SDRAM clock enable |
| OUTPUTXBAR6 | 5 | W11 | 65 | _ | 0 | Output 6 of the output XBAR |
| EQEP3B | 6 | | | | I | Enhanced QEP3 input B |
| SD2_C3 | 7 | | | | ı | Sigma-Delta 2 channel 3 clock input |
| GPIO30 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 30 |
| CANRXA | 1 | | | | ı | CAN-A receive |
| EM1CLK | 2 | | 63 | - | 0 | External memory interface 1 clock |
| OUTPUTXBAR7 | 5 | T11 | | | 0 | Output 7 of the output XBAR |
| EQEP3S | 6 | | | | I/O | Enhanced QEP3 strobe |
| SD2_D4 | 7 | | | | I | Sigma-Delta 2 channel 4 data input |
| GPIO31 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 31 |
| CANTXA | 1 | | | | 0 | CAN-A transmit |
| EM1WE | 2 | | | | 0 | External memory interface1 write enable |
| OUTPUTXBAR8 | 5 | U11 | 66 | _ | 0 | Output 8 of the output XBAR |
| EQEP3I | 6 | | | | I/O | Enhanced QEP3 index |
| SD2_C4 | 7 | | | | I | Sigma-Delta 2 channel 4 clock input |
| GPIO32 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 32 |
| SDAA | 1 | U13 | 67 | _ | I/OD | I2C-A data open-drain bidirectional port |
| EM1CS0 | 2 | | | | 0 | External memory interface 1 chip select 0 |
| GPIO33 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 33 |
| SCLA | 1 | T13 | 69 | _ | I/OD | I2C-A clock open-drain bidirectional port |
| EM1RNW | 2 | | | | 0 | External memory interface 1 read not write |
| GPIO34 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 34 |
| OUTPUTXBAR1 | 1 | 114.4 | 70 | | 0 | Output 1 of the output XBAR |
| EM1CS2 | 2 | U14 | 70 | _ | 0 | External memory interface 1 chip select 2 |
| SDAB | 6 | | | | I/OD | I2C-B data open-drain bidirectional port |
| GPIO35 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 35 |
| SCIRXDA | 1 | | | | I | SCI-A receive data |
| EM1CS3 | 2 | T14 | 71 | _ | 0 | External memory interface 1 chip select 3 |
| SCLB | 6 | | | | I/OD | I2C-B clock open-drain bidirectional port |



| | TERMINAL | | | | | |
|-------------|-----------------|--------------------|-------------------|-------------------|----------------------|---|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO36 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 36 |
| SCITXDA | 1 | \/ 4 .0 | 00 | | 0 | SCI-A transmit data |
| EM1WAIT | 2 | V16 | 83 | _ | I | External memory interface 1 Asynchronous SRAM WAIT |
| CANRXA | 6 | | | | I | CAN-A receive |
| GPIO37 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 37 |
| OUTPUTXBAR2 | 1 | 1140 | 0.4 | | 0 | Output 2 of the output XBAR |
| EM10E | 2 | U16 | 84 | _ | 0 | External memory interface 1 output enable |
| CANTXA | 6 | | | | 0 | CAN-A transmit |
| GPIO38 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 38 |
| EM1A0 | 2 | T40 | 0.5 | | 0 | External memory interface 1 address line 0 |
| SCITXDC | 5 | T16 | 85 | _ | 0 | SCI-C transmit data |
| CANTXB | 6 | | | | 0 | CAN-B transmit |
| GPIO39 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 39 |
| EM1A1 | 2 | 1447 | 00 | | 0 | External memory interface 1 address line 1 |
| SCIRXDC | 5 | W17 | 86 | _ | I | SCI-C receive data |
| CANRXB | 6 | | | | I | CAN-B receive |
| GPIO40 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 40 |
| EM1A2 | 2 | V17 | 87 | _ | 0 | External memory interface 1 address line 2 |
| SDAB | 6 | | | | I/OD | I2C-B data open-drain bidirectional port |
| GPIO41 | 0, 4, 8, 12 | U17 | 89 | 51 | I/O | General-purpose input/output 41. For applications using the Hibernate low-power mode, this pin serves as the GPIOHIBWAKE signal. For details, see the "Low Power Modes" section of the System Control chapter in the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5). |
| EM1A3 | 2 | | | | 0 | External memory interface 1 address line 3 |
| SCLB | 6 | | | | I/OD | I2C-B clock open-drain bidirectional port |
| GPIO42 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 42 |
| SDAA | 6 | D10 | 120 | 70 | I/OD | I2C-A data open-drain bidirectional port |
| SCITXDA | 15 | D19 | 130 | 73 | 0 | SCI-A transmit data |
| USB0DM | Analog | | | | I/O | USB PHY differential data |
| GPIO43 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 43 |
| SCLA | 6 | C10 | 101 | 74 | I/OD | I2C-A clock open-drain bidirectional port |
| SCIRXDA | 15 | C19 | 131 | 74 | I | SCI-A receive data |
| USB0DP | Analog | | | | I/O | USB PHY differential data |
| GPIO44 | 0, 4, 8, 12 | 1/40 | 440 | | I/O | General-purpose input/output 44 |
| EM1A4 | 2 | K18 | 113 | _ | 0 | External memory interface 1 address line 4 |
| GPIO45 | 0, 4, 8, 12 | 1/40 | 445 | | I/O | General-purpose input/output 45 |
| EM1A5 | 2 | K19 | 115 | _ | 0 | External memory interface 1 address line 5 |
| GPIO46 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 46 |
| EM1A6 | 2 | E19 | 128 | _ | 0 | External memory interface 1 address line 6 |
| SCIRXDD | 6 | | | | I | SCI-D receive data |
| GPIO47 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 47 |
| EM1A7 | 2 | E18 | 129 | _ | 0 | External memory interface 1 address line 7 |
| SCITXDD | 6 | | | | 0 | SCI-D transmit data |

| | TERMINAL | | | | | |
|------------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO48 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 48 |
| OUTPUTXBAR3 | 1 | | | | 0 | Output 3 of the output XBAR |
| EM1A8 | 2 | R16 | 90 | _ | 0 | External memory interface 1 address line 8 |
| SCITXDA | 6 | | | | 0 | SCI-A transmit data |
| SD1_D1 | 7 | | | | 1 | Sigma-Delta 1 channel 1 data input |
| GPIO49 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 49 |
| OUTPUTXBAR4 | 1 | | | | 0 | Output 4 of the output XBAR |
| EM1A9 | 2 | R17 | 93 | _ | 0 | External memory interface 1 address line 9 |
| SCIRXDA | 6 | | | | ı | SCI-A receive data |
| SD1_C1 | 7 | | | | ı | Sigma-Delta 1 channel 1 clock input |
| GPIO50 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 50 |
| EQEP1A | 1 | | | | ı | Enhanced QEP1 input A |
| EM1A10 | 2 | R18 | 94 | _ | 0 | External memory interface 1 address line 10 |
| SPISIMOC | 6 | 1110 | 0. | | I/O | SPI-C slave in, master out |
| SD1_D2 | 7 | | | | ı, o | Sigma-Delta 1 channel 2 data input |
| GPI051 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 51 |
| EQEP1B | 1 | | | | ı,o | Enhanced QEP1 input B |
| EM1A11 | 2 | R19 | 95 | _ | 0 | External memory interface 1 address line 11 |
| SPISOMIC | 6 | KIS | 95 | _ | 1/0 | SPI-C slave out, master in |
| | 7 | | | | 1/O I | · |
| SD1_C2 GPIO52 | | | | | I/O | Sigma-Delta 1 channel 2 clock input |
| | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 52 Enhanced QEP1 strobe |
| EQEP1S | 1 | D16 | 06 | | 0 | |
| EM1A12 | 2 | P16 | 96 | _ | | External memory interface 1 address line 12 |
| SPICLKC | 6 | | | | I/O | SPI-C clock |
| SD1_D3 | 7 | | | | 1/0 | Sigma-Delta 1 channel 3 data input |
| GPIO53 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 53 |
| EQEP1I | 1 | | | | I/O | Enhanced QEP1 index |
| EM1D31 | 2 | P17 | 97 | - | I/O | External memory interface 1 data line 31 |
| EM2D15 | 3 | | | | I/O | External memory interface 2 data line 15 |
| SPISTEC | 6 | | | | I/O | SPI-C slave transmit enable |
| SD1_C3 | 7 | | | | 1 | Sigma-Delta 1 channel 3 clock input |
| GPIO54 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 54 |
| SPISIMOA | 1 | | | | I/O | SPI-A slave in, master out |
| EM1D30 | 2 | | | | I/O | External memory interface 1 data line 30 |
| EM2D14 | 3 | P18 | 98 | - | I/O | External memory interface 2 data line 14 |
| EQEP2A | 5 | | | | I | Enhanced QEP2 input A |
| SCITXDB | 6 | | | | 0 | SCI-B transmit data |
| SD1_D4 | 7 | | | | I | Sigma-Delta 1 channel 4 data input |
| GPIO55 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 55 |
| SPISOMIA | 1 | | | | I/O | SPI-A slave out, master in |
| EM1D29 | 2 | | | | I/O | External memory interface 1 data line 29 |
| EM2D13 | 3 | P19 | 100 | _ | I/O | External memory interface 2 data line 13 |
| EQEP2B | 5 | | | | 1 | Enhanced QEP2 input B |
| SCIRXDB | 6 | | | | I | SCI-B receive data |
| SD1_C4 | 7 | | | | 1 | Sigma-Delta 1 channel 4 clock input |



Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | |
|-------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO56 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 56 |
| SPICLKA | 1 | | | | I/O | SPI-A clock |
| EM1D28 | 2 | | | | I/O | External memory interface 1 data line 28 |
| EM2D12 | 3 | N16 | 101 | - | I/O | External memory interface 2 data line 12 |
| EQEP2S | 5 | | | | I/O | Enhanced QEP2 strobe |
| SCITXDC | 6 | | | | 0 | SCI-C transmit data |
| SD2_D1 | 7 | | | | 1 | Sigma-Delta 2 channel 1 data input |
| GPIO57 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 57 |
| SPISTEA | 1 | | | | I/O | SPI-A slave transmit enable |
| EM1D27 | 2 | | | | I/O | External memory interface 1 data line 27 |
| EM2D11 | 3 | N18 | 102 | - | I/O | External memory interface 2 data line 11 |
| EQEP2I | 5 | | | | I/O | Enhanced QEP2 index |
| SCIRXDC | 6 | | | | I | SCI-C receive data |
| SD2_C1 | 7 | | | | I | Sigma-Delta 2 channel 1 clock input |
| GPIO58 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 58 |
| MCLKRA | 1 | | 103 | 52 | I/O | McBSP-A receive clock |
| EM1D26 | 2 | | | | I/O | External memory interface 1 data line 26 |
| EM2D10 | 3 | NAZ | | | I/O | External memory interface 2 data line 10 |
| OUTPUTXBAR1 | 5 | N17 | | | 0 | Output 1 of the output XBAR |
| SPICLKB | 6 | | | | I/O | SPI-B clock |
| SD2_D2 | 7 | | | | 1 | Sigma-Delta 2 channel 2 data input |
| SPISIMOA | 15 | | | | I/O | SPI-A slave in, master out ⁽³⁾ |
| GPIO59 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 59 ⁽⁴⁾ |
| MFSRA | 1 | | | | I/O | McBSP-A receive frame synch |
| EM1D25 | 2 | | | | I/O | External memory interface 1 data line 25 |
| EM2D9 | 3 | 1440 | 404 | 50 | I/O | External memory interface 2 data line 9 |
| OUTPUTXBAR2 | 5 | M16 | 104 | 53 | 0 | Output 2 of the output XBAR |
| SPISTEB | 6 | | | | I/O | SPI-B slave transmit enable |
| SD2_C2 | 7 | | | | I | Sigma-Delta 2 channel 2 clock input |
| SPISOMIA | 15 | | | | I/O | SPI-A slave out, master in ⁽³⁾ |
| GPIO60 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 60 |
| MCLKRB | 1 | | | | I/O | McBSP-B receive clock |
| EM1D24 | 2 | | | | I/O | External memory interface 1 data line 24 |
| EM2D8 | 3 | | 405 | F.4 | I/O | External memory interface 2 data line 8 |
| OUTPUTXBAR3 | 5 | M17 | 105 | 54 | 0 | Output 3 of the output XBAR |
| SPISIMOB | 6 | | | | I/O | SPI-B slave in, master out |
| SD2_D3 | 7 | | | | I | Sigma-Delta 2 channel 3 data input |
| SPICLKA | 15 | | | | I/O | SPI-A clock ⁽³⁾ |

| | TERMINAL | | | | | |
|-------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO61 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 61 ⁽⁴⁾ |
| MFSRB | 1 | | | | I/O | McBSP-B receive frame synch |
| EM1D23 | 2 | | | | I/O | External memory interface 1 data line 23 |
| EM2D7 | 3 | L16 | 107 | 56 | I/O | External memory interface 2 data line 7 |
| OUTPUTXBAR4 | 5 | LIO | 107 | 30 | 0 | Output 4 of the output XBAR |
| SPISOMIB | 6 | | | | I/O | SPI-B slave out, master in |
| SD2_C3 | 7 | | | | I | Sigma-Delta 2 channel 3 clock input |
| SPISTEA | 15 | | | | I/O | SPI-A slave transmit enable ⁽³⁾ |
| GPIO62 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 62 |
| SCIRXDC | 1 | | | | I | SCI-C receive data |
| EM1D22 | 2 | | | | I/O | External memory interface 1 data line 22 |
| EM2D6 | 3 | J17 | 108 | 57 | I/O | External memory interface 2 data line 6 |
| EQEP3A | 5 | | | | I | Enhanced QEP3 input A |
| CANRXA | 6 | | | | I | CAN-A receive |
| SD2_D4 | 7 | | | | I | Sigma-Delta 2 channel 4 data input |
| GPIO63 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 63 |
| SCITXDC | 1 | | | | 0 | SCI-C transmit data |
| EM1D21 | 2 | | 109 | 58 | I/O | External memory interface 1 data line 21 |
| EM2D5 | 3 | 14.6 | | | I/O | External memory interface 2 data line 5 |
| EQEP3B | 5 | J16 | | | I | Enhanced QEP3 input B |
| CANTXA | 6 | | | | 0 | CAN-A transmit |
| SD2_C4 | 7 | | | | I | Sigma-Delta 2 channel 4 clock input |
| SPISIMOB | 15 | | | | I/O | SPI-B slave in, master out ⁽³⁾ |
| GPIO64 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 64 ⁽⁴⁾ |
| EM1D20 | 2 | | | | I/O | External memory interface 1 data line 20 |
| EM2D4 | 3 | L17 | 110 | 50 | I/O | External memory interface 2 data line 4 |
| EQEP3S | 5 | LII | 110 | 59 | I/O | Enhanced QEP3 strobe |
| SCIRXDA | 6 | | | | I | SCI-A receive data |
| SPISOMIB | 15 | | | | I/O | SPI-B slave out, master in ⁽³⁾ |
| GPIO65 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 65 |
| EM1D19 | 2 | | | | I/O | External memory interface 1 data line 19 |
| EM2D3 | 3 | V16 | 111 | 60 | I/O | External memory interface 2 data line 3 |
| EQEP3I | 5 | K16 | 1111 | 60 | I/O | Enhanced QEP3 index |
| SCITXDA | 6 | | | | 0 | SCI-A transmit data |
| SPICLKB | 15 | | | | I/O | SPI-B clock ⁽³⁾ |
| GPIO66 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 66 ⁽⁴⁾ |
| EM1D18 | 2 | | | | I/O | External memory interface 1 data line 18 |
| EM2D2 | 3 | K17 | 112 | 61 | I/O | External memory interface 2 data line 2 |
| SDAB | 6 | | | | I/OD | I2C-B data open-drain bidirectional port |
| SPISTEB | 15 | | | | I/O | SPI-B slave transmit enable ⁽³⁾ |
| GPIO67 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 67 |
| EM1D17 | 2 | B19 | 132 | _ | I/O | External memory interface 1 data line 17 |
| EM2D1 | 3 | | | | I/O | External memory interface 2 data line 1 |



Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | |
|----------|-----------------|--------------------|-------------------|-------------------|----------------------|---|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO68 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 68 |
| EM1D16 | 2 | C18 | 133 | - | I/O | External memory interface 1 data line 16 |
| EM2D0 | 3 | | | | I/O | External memory interface 2 data line 0 |
| GPIO69 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 69 |
| EM1D15 | 2 | B18 | 134 | 75 | I/O | External memory interface 1 data line 15 |
| SCLB | 6 | БІО | 134 | 75 | I/OD | I2C-B clock open-drain bidirectional port |
| SPISIMOC | 15 | | | | I/O | SPI-C slave in, master out ⁽³⁾ |
| GPIO70 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 70 ⁽⁴⁾ |
| EM1D14 | 2 | | | | I/O | External memory interface 1 data line 14 |
| CANRXA | 5 | A17 | 135 | 76 | 1 | CAN-A receive |
| SCITXDB | 6 | | | | 0 | SCI-B transmit data |
| SPISOMIC | 15 | | | | I/O | SPI-C slave out, master in ⁽³⁾ |
| GPIO71 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 71 |
| EM1D13 | 2 | | | | I/O | External memory interface 1 data line 13 |
| CANTXA | 5 | B17 | 136 | 77 | 0 | CAN-A transmit |
| SCIRXDB | 6 | | | | 1 | SCI-B receive data |
| SPICLKC | 15 | | | | I/O | SPI-C clock ⁽³⁾ |
| GPIO72 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 72 ⁽⁴⁾ |
| EM1D12 | 2 | | | | I/O | External memory interface 1 data line 12 |
| CANTXB | 5 | B16 | 139 | 80 | 0 | CAN-B transmit |
| SCITXDC | 6 | | | | 0 | SCI-C transmit data |
| SPISTEC | 15 | | | | I/O | SPI-C slave transmit enable ⁽³⁾ |
| GPIO73 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 73 |
| EM1D11 | 2 | | | | I/O | External memory interface 1 data line 11 |
| XCLKOUT | 3 | A16 | 140 | 81 | O/Z | External clock output. This pin outputs a divided-down version of a chosen clock signal from within the device. The clock signal is chosen using the CLKSRCCTL3.XCLKOUTSEL bit field while the divide ratio is chosen using the XCLKOUTDIVSEL.XCLKOUTDIV bit field. |
| CANRXB | 5 | | | | 1 | CAN-B receive |
| SCIRXDC | 6 | | | | I | SCI-C receive |
| GPIO74 | 0, 4, 8, 12 | C17 | 141 | _ | I/O | General-purpose input/output 74 |
| EM1D10 | 2 | 017 | 171 | | I/O | External memory interface 1 data line 10 |
| GPIO75 | 0, 4, 8, 12 | D16 | 142 | _ | I/O | General-purpose input/output 75 |
| EM1D9 | 2 | D10 | 142 | | I/O | External memory interface 1 data line 9 |
| GPIO76 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 76 |
| EM1D8 | 2 | C16 | 143 | _ | I/O | External memory interface 1 data line 8 |
| SCITXDD | 6 | | | | 0 | SCI-D transmit data |
| GPIO77 | 0, 4, 8, 12 | _ | | | I/O | General-purpose input/output 77 |
| EM1D7 | 2 | A15 | 144 | - | I/O | External memory interface 1 data line 7 |
| SCIRXDD | 6 | | | | I | SCI-D receive data |
| GPIO78 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 78 |
| EM1D6 | 2 | B15 | 145 | 82 | I/O | External memory interface 1 data line 6 |
| EQEP2A | 6 | | | | 1 | Enhanced QEP2 input A |

| | | | | | s (continued) | |
|---------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| | TERMINAL | | T | T | | |
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO79 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 79 |
| EM1D5 | 2 | C15 | 146 | _ | I/O | External memory interface 1 data line 5 |
| EQEP2B | 6 | | | | 1 | Enhanced QEP2 input B |
| GPIO80 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 80 |
| EM1D4 | 2 | D15 | 148 | _ | I/O | External memory interface 1 data line 4 |
| EQEP2S | 6 | | | | I/O | Enhanced QEP2 strobe |
| GPIO81 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 81 |
| EM1D3 | 2 | A14 | 149 | _ | I/O | External memory interface 1 data line 3 |
| EQEP2I | 6 | | | | I/O | Enhanced QEP2 index |
| GPIO82 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 82 |
| EM1D2 | 2 | B14 | 150 | _ | I/O | External memory interface 1 data line 2 |
| GPIO83 | 0, 4, 8, 12 | _ | | | I/O | General-purpose input/output 83 |
| EM1D1 | 2 | C14 | 151 | _ | I/O | External memory interface 1 data line 1 |
| GPIO84 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 84 |
| SCITXDA | 5 | | | | 0 | SCI-A transmit data |
| MDXB | 6 | A11 | 154 | 85 | 0 | McBSP-B transmit serial data |
| MDXA | 15 | | | | 0 | McBSP-A transmit serial data |
| GPIO85 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 85 |
| EM1D0 | 2 | | | | I/O | External memory interface 1 data line 0 |
| SCIRXDA | 5 | B11 | 155 | 86 | ı | SCI-A receive data |
| MDRB | 6 | | | | i | McBSP-B receive serial data |
| MDRA | 15 | | | | i | McBSP-A receive serial data |
| GPIO86 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 86 |
| EM1A13 | 2 | | | | 0 | External memory interface 1 address line 13 |
| EM1CAS | 3 | | | | 0 | External memory interface 1 column address strobe |
| SCITXDB | 5 | C11 | 156 | 87 | 0 | SCI-B transmit data |
| MCLKXB | 6 | | | | 1/0 | McBSP-B transmit clock |
| MCLKXA | 15 | | | | I/O | McBSP-A transmit clock |
| GPIO87 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 87 |
| EM1A14 | 2 | | | | 0 | External memory interface 1 address line 14 |
| EM1RAS | 3 | | | | 0 | External memory interface 1 row address strobe |
| SCIRXDB | 5 | D11 | 157 | 88 | ı | SCI-B receive data |
| MFSXB | 6 | | | | I/O | McBSP-B transmit frame synch |
| MFSXA | 15 | | | | I/O | McBSP-A transmit frame synch |
| GPIO88 | 0, 2, 4, 8 | | | | 1/0 | General-purpose input/output 88 |
| EM1A15 | 2 | C6 | 170 | | 0 | External memory interface 1 address line 15 |
| EM1DQM0 | 3 | Co | 170 | _ | 0 | External memory interface 1 Input/output mask for byte 0 |
| GPIO89 | | | | | 1/0 | |
| EM1A16 | 0, 2, 4, 8 | | | | 0 | General-purpose input/output 89 External memory interface 1 address line 16 |
| EM1DQM1 | 3 | D6 | 171 | 96 | 0 | , |
| SCITXDC | 6 | | | | 0 | External memory interface 1 Input/output mask for byte 1 SCI-C transmit data |
| GPIO90 | 0, 2, 4, 8 | | | | 1/0 | General-purpose input/output 90 |
| | | | | | | |
| EM1A17 | 2 | A5 | 172 | 97 | 0 | External memory interface 1 address line 17 |
| EM1DQM2 | 3 | | | | 0 | External memory interface 1 Input/output mask for byte 2 |
| SCIRXDC | 6 | | | | I | SCI-C receive data |



Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | |
|----------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO91 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 91 |
| EM1A18 | 2 | B5 | 173 | 98 | 0 | External memory interface 1 address line 18 |
| EM1DQM3 | 3 | БЭ | 173 | 96 | 0 | External memory interface 1 Input/output mask for byte 3 |
| SDAA | 6 | | | | I/OD | I2C-A data open-drain bidirectional port |
| GPIO92 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 92 |
| EM1A19 | 2 | A 4 | 474 | 00 | 0 | External memory interface 1 address line 19 |
| EM1BA1 | 3 | A4 | 174 | 99 | 0 | External memory interface 1 bank address 1 |
| SCLA | 6 | | | | I/OD | I2C-A clock open-drain bidirectional port |
| GPIO93 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 93 |
| EM1BA0 | 3 | B4 | 175 | _ | 0 | External memory interface 1 bank address 0 |
| SCITXDD | 6 | | | | 0 | SCI-D transmit data |
| GPIO94 | 0, 2, 4, 8 | 4.0 | 170 | | I/O | General-purpose input/output 94 |
| SCIRXDD | 6 | A3 | 176 | _ | I | SCI-D receive data |
| GPIO95 | 0, 2, 4, 8 | В3 | - | _ | I/O | General-purpose input/output 95 |
| GPIO96 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 96 |
| EM2DQM1 | 3 | C3 | - | _ | 0 | External memory interface 2 Input/output mask for byte 1 |
| EQEP1A | 5 | | | | 1 | Enhanced QEP1 input A |
| GPIO97 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 97 |
| EM2DQM0 | 3 | A2 | - | _ | 0 | External memory interface 2 Input/output mask for byte 0 |
| EQEP1B | 5 | | | | 1 | Enhanced QEP1 input B |
| GPIO98 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 98 |
| EM2A0 | 3 | F1 | - | _ | 0 | External memory interface 2 address line 0 |
| EQEP1S | 5 | | | | I/O | Enhanced QEP1 strobe |
| GPIO99 | 0, 2, 4, 8 | | | | I/O | General-purpose input/output 99 |
| EM2A1 | 3 | G1 | 17 | 14 | 0 | External memory interface 2 address line 1 |
| EQEP1I | 5 | | | | I/O | Enhanced QEP1 index |
| GPIO100 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 100 |
| EM2A2 | 3 | | | | 0 | External memory interface 2 address line 2 |
| EQEP2A | 5 | H1 | - | _ | ı | Enhanced QEP2 input A |
| SPISIMOC | 6 | | | | I/O | SPI-C slave in, master out |
| GPIO101 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 101 |
| EM2A3 | 3 | | | | 0 | External memory interface 2 address line 3 |
| EQEP2B | 5 | H2 | _ | _ | ı | Enhanced QEP2 input B |
| SPISOMIC | 6 | | | | I/O | SPI-C slave out, master in |
| GPIO102 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 102 |
| EM2A4 | 3 | | | | 0 | External memory interface 2 address line 4 |
| EQEP2S | 5 | H3 | _ | _ | I/O | Enhanced QEP2 strobe |
| SPICLKC | 6 | | | | I/O | SPI-C clock |
| GPIO103 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 103 |
| EM2A5 | 3 | | | | 0 | External memory interface 2 address line 5 |
| EQEP2I | 5 | J1 | _ | _ | I/O | Enhanced QEP2 index |
| SPISTEC | 6 | | | | I/O | SPI-C slave transmit enable |
| 5. 101L0 | U | | | | 1/0 | OF TO SIGNO HARISHIIL GHADIC |

| NAME | | TERMINAL | | | | (continued) | |
|--|---------|-------------|------|-----|-----|----------------------|--|
| NAME | | | | DTD | P7P | UO (7(1) | DECORPORA |
| SDAA | NAME | | BALL | PIN | PIN | I/O/Z ⁽¹⁾ | DESCRIPTION |
| EMZA6 | GPIO104 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 104 |
| ECEP3A 5 | SDAA | 1 | | | | I/OD | I2C-A data open-drain bidirectional port |
| SCITXDD 6 | EM2A6 | 3 | J2 | - | _ | 0 | External memory interface 2 address line 6 |
| GPI0105 | EQEP3A | 5 | | | | ı | Enhanced QEP3 input A |
| SCLA | SCITXDD | 6 | | | | 0 | SCI-D transmit data |
| EM2A7 | GPIO105 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 105 |
| EQEP3B 5 | SCLA | 1 | | | | I/OD | I2C-A clock open-drain bidirectional port |
| SCIRXDD 6 | EM2A7 | 3 | J3 | - | _ | 0 | External memory interface 2 address line 7 |
| GPIO106 | EQEP3B | 5 | | | | I | Enhanced QEP3 input B |
| EM2A8 | SCIRXDD | 6 | | | | I | SCI-D receive data |
| EQEP3S 5 | GPIO106 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 106 |
| SCITXDC 6 | EM2A8 | 3 | 1.0 | | | 0 | External memory interface 2 address line 8 |
| GPI0107 | EQEP3S | 5 | L2 | - | _ | I/O | Enhanced QEP3 strobe |
| EM2A9 | SCITXDC | 6 | | | | 0 | SCI-C transmit data |
| EQEP3 5 | GPIO107 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 107 |
| Companies Comp | EM2A9 | 3 | | | | 0 | External memory interface 2 address line 9 |
| GPIO108 | EQEP3I | 5 | L3 | _ | - | I/O | Enhanced QEP3 index |
| EM2A10 | SCIRXDC | 6 | | | | ı | SCI-C receive data |
| EM2A10 | GPIO108 | 0, 4, 8, 12 | | | _ | I/O | General-purpose input/output 108 |
| GPIO109 | | | L4 | _ | | | |
| EM2A11 3 | GPIO109 | 0, 4, 8, 12 | N2 | _ | _ | I/O | |
| GPIO110 | EM2A11 | | | | | 0 | |
| EM2WAIT 3 | GPIO110 | 0, 4, 8, 12 | | _ | _ | I/O | - |
| GPIO111 | EM2WAIT | | M2 | | | ı | External memory interface 2 Asynchronous SRAM WAIT |
| EM2BAO 3 | GPIO111 | 0, 4, 8, 12 | | _ | - | I/O | |
| EM2BA1 3 | EM2BA0 | | M4 | | | 0 | |
| EM2BA1 3 | GPIO112 | 0, 4, 8, 12 | | | - | I/O | |
| GPIO113 | EM2BA1 | | М3 | _ | | 0 | External memory interface 2 bank address 1 |
| EM2CAS 3 N4 - - O External memory interface 2 column address strobe GPIO114 0, 4, 8, 12 N3 - I/O General-purpose input/output 114 EM2CAS 3 V12 - I/O General-purpose input/output 115 GPIO115 0, 4, 8, 12 V12 - I/O General-purpose input/output 115 EM2CS0 3 W10 - - I/O General-purpose input/output 116 EM2CS2 3 W10 - - I/O General-purpose input/output 116 EM2CS2 3 U12 - - I/O General-purpose input/output 117 EM2SDCKE 3 U12 - - I/O General-purpose input/output 117 EM2CLK 3 T12 - - I/O General-purpose input/output 118 EM2CLK 3 T15 - - I/O General-purpose input/output 119 EM2RNW 3 T15 - - O Ex | GPIO113 | 0. 4. 8. 12 | | | | I/O | - |
| Section Sect | | | N4 | - | | | |
| EM2RAS 3 | GPIO114 | 0, 4, 8, 12 | | | | I/O | 1 |
| GPIO115 | | | N3 | - | _ | | |
| EM2CS0 3 | | 0. 4. 8. 12 | | | | | 1 |
| GPIO116 0, 4, 8, 12 W10 - I/O General-purpose input/output 116 EM2CS2 3 W10 - - I/O General-purpose input/output 116 GPIO117 0, 4, 8, 12 U12 - I/O General-purpose input/output 117 EM2SDCKE 3 T12 - - I/O General-purpose input/output 118 GPIO118 0, 4, 8, 12 - - O External memory interface 2 clock GPIO119 0, 4, 8, 12 T15 - - I/O General-purpose input/output 119 EM2RNW 3 T15 - - O External memory interface 2 read not write GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 I/O General-purpose input/output 120 EM2WE 3 U15 - - O External memory interface 2 write enable | | | V12 | - | _ | | |
| EM2CS2 3 W10 - - O External memory interface 2 chip select 2 GPIO117 0, 4, 8, 12 U12 - I/O General-purpose input/output 117 EM2SDCKE 3 U12 - - O External memory interface 2 SDRAM clock enable GPIO118 0, 4, 8, 12 - - I/O General-purpose input/output 118 EM2CLK 3 T12 - - I/O General-purpose input/output 119 EM2RNW 3 T15 - - I/O General-purpose input/output 119 GPIO120 0, 4, 8, 12 - I/O General-purpose input/output 120 EM2WE 3 U15 - - O External memory interface 2 write enable | | | | | | | • |
| GPIO117 0, 4, 8, 12 U12 - I/O General-purpose input/output 117 EM2SDCKE 3 U12 - - O External memory interface 2 SDRAM clock enable GPIO118 0, 4, 8, 12 T12 - - I/O General-purpose input/output 118 EM2CLK 3 T12 - - I/O General-purpose input/output 119 EM2RNW 3 T15 - - I/O General-purpose input/output 119 EM2RNW 3 U15 - - O External memory interface 2 read not write GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 EM2WE 3 U15 - - O External memory interface 2 write enable | | | W10 | _ | - | | |
| EM2SDCKE 3 U12 - - O External memory interface 2 SDRAM clock enable GPIO118 0, 4, 8, 12 T12 - I/O General-purpose input/output 118 EM2CLK 3 T12 - - I/O General-purpose input/output 119 GPIO119 0, 4, 8, 12 T15 - - O External memory interface 2 clock GPIO120 0, 4, 8, 12 I/O General-purpose input/output 119 GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 EM2WE 3 U15 - - O External memory interface 2 write enable | | 0. 4. 8. 12 | | | | I/O | |
| GPIO118 0, 4, 8, 12 T12 - - I/O General-purpose input/output 118 EM2CLK 3 T12 - - O External memory interface 2 clock GPIO119 0, 4, 8, 12 T15 - - I/O General-purpose input/output 119 EM2RNW 3 T15 - - O External memory interface 2 read not write GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 EM2WE 3 U15 - - O External memory interface 2 write enable | | | U12 | - | _ | | |
| EM2CLK 3 T12 - - O External memory interface 2 clock GPIO119 0, 4, 8, 12 T15 - I/O General-purpose input/output 119 EM2RNW 3 T15 - O External memory interface 2 read not write GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 EM2WE 3 U15 - O External memory interface 2 write enable | | | | | | | † |
| GPIO119 EM2RNW O, 4, 8, 12 3 T15 - - I/O General-purpose input/output 119 External memory interface 2 read not write I/O General-purpose input/output 120 I/O General-purpose input/output 120 EM2WE O External memory interface 2 write enable | | | T12 | _ | _ | | |
| EM2RNW 3 T15 - O External memory interface 2 read not write GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 EM2WE 3 U15 - O External memory interface 2 write enable | | | | | | | † |
| GPIO120 0, 4, 8, 12 I/O General-purpose input/output 120 EM2WE 3 U15 - O External memory interface 2 write enable | | | T15 | _ | _ | | |
| EM2WE 3 U15 - O External memory interface 2 write enable | | - | | | | | - |
| | | | U15 | _ | _ | | |
| | | | 010 | | | | |



Table 4-1. Signal Descriptions (continued)

| NAME | | TERMINAL | | | | | |
|---|------------------|-------------|------|-----|-----|----------------------|---|
| EMZOE | NAME | | BALL | PIN | PIN | I/O/Z ⁽¹⁾ | DESCRIPTION |
| USB0EPEN | GPIO121 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 121 |
| GPI0122 | EM2OE | 3 | W16 | - | _ | 0 | External memory interface 2 output enable |
| SPISIMOC 6 | USB0EPEN | 15 | | | | I/O | USB external regulator enable |
| SD1_D1 | GPIO122 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 122 |
| GPI0123 | SPISIMOC | 6 | T8 | _ | _ | I/O | SPI-C slave in, master out |
| SPISOMIC SPI-C slave out, master in Spigna-Delta 1 channel 1 clock input | SD1_D1 | 7 | | | | I | Sigma-Delta 1 channel 1 data input |
| SD1_C1 | GPIO123 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 123 |
| GPIO124 | SPISOMIC | 6 | U8 | - | _ | I/O | SPI-C slave out, master in |
| SPICLKC 6 | SD1_C1 | 7 | | | | I | Sigma-Delta 1 channel 1 clock input |
| SD1_D2 | GPIO124 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 124 |
| GPI0125 | SPICLKC | 6 | V8 | _ | _ | I/O | SPI-C clock |
| SPISTEC 6 | SD1_D2 | 7 | | | | 1 | Sigma-Delta 1 channel 2 data input |
| SD1_C2 | GPIO125 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 125 |
| GPIO126 | SPISTEC | 6 | Т9 | _ | _ | I/O | SPI-C slave transmit enable |
| SD1_D3 | SD1_C2 | 7 | | | | I | Sigma-Delta 1 channel 2 clock input |
| SD1_D3 | GPIO126 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 126 |
| SD1_C3 | SD1_D3 | 7 | U9 | _ | _ | I | Sigma-Delta 1 channel 3 data input |
| SD1_C3 | GPIO127 | 0, 4, 8, 12 | | - | - | I/O | General-purpose input/output 127 |
| SD1_D4 | SD1_C3 | 7 | V9 | | | 1 | Sigma-Delta 1 channel 3 clock input |
| SD1_D4 | GPIO128 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 128 |
| SD1_C4 | SD1_D4 | 7 | W9 | _ | _ | 1 | Sigma-Delta 1 channel 4 data input |
| SD1_C4 | GPIO129 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 129 |
| SD2_D1 | SD1_C4 | 7 | 110 | _ | _ | I | Sigma-Delta 1 channel 4 clock input |
| SD2_D1 | GPIO130 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 130 |
| SD2_C1 | SD2_D1 | 7 | U10 | _ | _ | 1 | Sigma-Delta 2 channel 1 data input |
| SD2_C1 | GPIO131 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 131 |
| SD2_D2 | SD2_C1 | 7 | V10 | _ | _ | I | Sigma-Delta 2 channel 1 clock input |
| SD2_D2 | GPIO132 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 132 |
| G18 118 G18 G18 G18 G18 G18 G18 | SD2_D2 | 7 | W18 | _ | _ | 1 | Sigma-Delta 2 channel 2 data input |
| GPIO134 | GPIO133/AUXCLKIN | 0, 4, 8, 12 | G18 | 118 | - | I/O | function of this GPIO pin could be used to provide a single-ended 3.3-V level clock signal to the Auxiliary Phase-Locked Loop (AUXPLL), whose output is used for the USB module. The AUXCLKIN clock may also be |
| SD2_D3 7 V18 - - I Sigma-Delta 2 channel 3 data input GPIO135 0, 4, 8, 12 I/O General-purpose input/output 135 SCITXDA 6 U18 - - O SCI-A transmit data SD2_C3 7 I Sigma-Delta 2 channel 3 clock input GPIO136 0, 4, 8, 12 I/O General-purpose input/output 136 SCIRXDA 6 T17 - I SCI-A receive data | SD2_C2 | 7 | | | | 1 | Sigma-Delta 2 channel 2 clock input |
| SD2_D3 7 I Sigma-Delta 2 channel 3 data input GPIO135 0, 4, 8, 12 I/O General-purpose input/output 135 SCITXDA 6 U18 - - O SCI-A transmit data SD2_C3 7 I Sigma-Delta 2 channel 3 clock input GPIO136 0, 4, 8, 12 I/O General-purpose input/output 136 SCIRXDA 6 T17 - I SCI-A receive data | GPIO134 | 0, 4, 8, 12 | 1/40 | | | I/O | General-purpose input/output 134 |
| GPIO135 0, 4, 8, 12 I/O General-purpose input/output 135 SCITXDA 6 U18 - - O SCI-A transmit data SD2_C3 7 I Sigma-Delta 2 channel 3 clock input GPIO136 0, 4, 8, 12 I/O General-purpose input/output 136 SCIRXDA 6 T17 - I SCI-A receive data | SD2_D3 | | V18 | _ | _ | I | Sigma-Delta 2 channel 3 data input |
| SD2_C3 7 I Sigma-Delta 2 channel 3 clock input GPIO136 0, 4, 8, 12 I/O General-purpose input/output 136 SCIRXDA 6 T17 - I SCI-A receive data | GPIO135 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 135 |
| SD2_C3 7 I Sigma-Delta 2 channel 3 clock input GPIO136 0, 4, 8, 12 I/O General-purpose input/output 136 SCIRXDA 6 T17 - I SCI-A receive data | SCITXDA | 6 | U18 | _ | _ | 0 | SCI-A transmit data |
| GPIO136 0, 4, 8, 12 I/O General-purpose input/output 136 SCIRXDA 6 T17 - - I SCI-A receive data | SD2_C3 | 7 | | | | | Sigma-Delta 2 channel 3 clock input |
| SCIRXDA 6 T17 - I SCI-A receive data | | 0, 4, 8, 12 | | | | I/O | |
| | SCIRXDA | | T17 | _ | _ | 1 | · · · · |
| | | 7 | | | | 1 | Sigma-Delta 2 channel 4 data input |

Table 4-1. Signal Descriptions (continued)

| | TEDMINIAL | | | | | |
|---------|-----------------|--------------------|------------|------------|----------------------|--|
| | TERMINAL | | PTP | PZP | (1) | |
| NAME | MUX POSITION | ZWT BALL NO. | PIN NO. | PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO137 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 137 |
| SCITXDB | 6 | T18 | - | _ | 0 | SCI-B transmit data |
| SD2_C4 | 7 | | | | I | Sigma-Delta 2 channel 4 clock input |
| GPIO138 | 0, 4, 8, 12 | T40 | | | I/O | General-purpose input/output 138 |
| SCIRXDB | 6 | T19 | _ | _ | I | SCI-B receive data |
| GPIO139 | 0, 4, 8, 12 | 1140 | | | I/O | General-purpose input/output 139 |
| SCIRXDC | 6 | N19 | - | _ | I | SCI-C receive data |
| GPIO140 | 0, 4, 8, 12 | 1440 | | | I/O | General-purpose input/output 140 |
| SCITXDC | 6 | M19 | - | _ | 0 | SCI-C transmit data |
| GPIO141 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 141 |
| SCIRXDD | 6 | M18 | - | _ | ı | SCI-D receive data |
| GPIO142 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 142 |
| SCITXDD | 6 | L19 | - | _ | 0 | SCI-D transmit data |
| GPIO143 | 0, 4, 8, 12 | F18 | _ | _ | I/O | General-purpose input/output 143 |
| GPIO144 | 0, 4, 8, 12 | F17 | _ | _ | I/O | General-purpose input/output 144 |
| GPIO145 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 145 |
| EPWM1A | 1 | E17 | - | _ | 0 | Enhanced PWM1 output A and HRPWM channel |
| GPIO146 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 146 |
| EPWM1B | 1 | D18 | - | _ | 0 | Enhanced PWM1 output B and HRPWM channel |
| GPIO147 | 0, 4, 8, 12 | | _ | _ | I/O | General-purpose input/output 147 |
| EPWM2A | 1 | D17 | | | 0 | Enhanced PWM2 output A and HRPWM channel |
| GPIO148 | 0, 4, 8, 12 | D14 | _ | _ | I/O | General-purpose input/output 148 |
| EPWM2B | 1 | | | | 0 | Enhanced PWM2 output B and HRPWM channel |
| GPIO149 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 149 |
| EPWM3A | 1 | A13 | - | _ | 0 | Enhanced PWM3 output A and HRPWM channel |
| GPIO150 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 150 |
| EPWM3B | 1 | B13 | _ | _ | 0 | Enhanced PWM3 output B and HRPWM channel |
| GPIO151 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 151 |
| EPWM4A | 1 | C13 | - | _ | 0 | Enhanced PWM4 output A and HRPWM channel |
| GPIO152 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 152 |
| EPWM4B | 1 | D13 | _ | _ | 0 | Enhanced PWM4 output B and HRPWM channel |
| GPIO153 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 153 |
| EPWM5A | 1 | A12 | _ | _ | 0 | Enhanced PWM5 output A and HRPWM channel |
| GPIO154 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 154 |
| EPWM5B | 1 | B12 | 2 – | _ | 0 | Enhanced PWM5 output B and HRPWM channel |
| GPIO155 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 155 |
| EPWM6A | 1 | C12 | - | _ | 0 | Enhanced PWM6 output A and HRPWM channel |
| GPIO156 | 0, 4, 8, 12 | | | | I/O | General-purpose input/output 156 |
| EPWM6B | 1 | D12 | _ | - | 0 | Enhanced PWM6 output B and HRPWM channel |
| GPIO157 | 0, 4, 8, 12 | | | | 1/0 | General-purpose input/output 157 |
| EPWM7A | 1 | B10 | _ | _ | 0 | Enhanced PWM7 output A and HRPWM channel |
| GPIO158 | 0, 4, 8, 12 | | | | 1/0 | General-purpose input/output 158 |
| EPWM7B | | C10 | - | _ | 0 | |
| | 1 0 4 9 12 | | - | | | Enhanced PWM7 output B and HRPWM channel |
| GPIO159 | 0, 4, 8, 12 | D10 | - | _ | 1/0 | General-purpose input/output 159 |
| EPWM8A | 1 | | | | 0 | Enhanced PWM8 output A and HRPWM channel |



| | TERMINAL | | | | | |
|---------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| GPIO160 | 0, 4, 8, 12 | B9 | | | I/O | General-purpose input/output 160 |
| EPWM8B | 1 | БЭ | _ | _ | 0 | Enhanced PWM8 output B and HRPWM channel |
| GPIO161 | 0, 4, 8, 12 | C9 | | | I/O | General-purpose input/output 161 |
| EPWM9A | 1 | C9 | _ | _ | 0 | Enhanced PWM9 output A |
| GPIO162 | 0, 4, 8, 12 | D9 | - | | I/O | General-purpose input/output 162 |
| EPWM9B | 1 | D9 | | _ | 0 | Enhanced PWM9 output B |
| GPIO163 | 0, 4, 8, 12 | 4.0 | | | I/O | General-purpose input/output 163 |
| EPWM10A | 1 | A8 | _ | _ | 0 | Enhanced PWM10 output A |
| GPIO164 | 0, 4, 8, 12 | B8 | | _ | I/O | General-purpose input/output 164 |
| EPWM10B | 1 | | _ | | 0 | Enhanced PWM10 output B |
| GPIO165 | 0, 4, 8, 12 | C5 | | _ | I/O | General-purpose input/output 165 |
| EPWM11A | 1 | C5 | _ | | 0 | Enhanced PWM11 output A |
| GPIO166 | 0, 4, 8, 12 | Dr | _ | _ | I/O | General-purpose input/output 166 |
| EPWM11B | 1 | D5 | | | 0 | Enhanced PWM11 output B |
| GPIO167 | 0, 4, 8, 12 | C4 | _ | | I/O | General-purpose input/output 167 |
| EPWM12A | 1 | C4 | | - | 0 | Enhanced PWM12 output A |
| GPIO168 | 0, 4, 8, 12 | D4 | | | I/O | General-purpose input/output 168 |
| EPWM12B | 1 | D4 | _ | _ | 0 | Enhanced PWM12 output B |



| | TERMINAL | | | • | | |
|------|-----------------|--------------------|-------------------|-------------------|----------------------|---|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| | | | | RE | SET | |
| XRS | | F19 | 124 | 69 | I/OD | Device Reset (in) and Watchdog Reset (out). The devices have a built-in power-on reset (POR) circuit. During a power-on condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the \overline{XRS} pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. A resistor between 2.2 k Ω and 10 k Ω should be placed between \overline{XRS} and V_{DDIO} . If a capacitor is placed between \overline{XRS} and V_{SS} for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the \overline{XRS} pin to V_{OL} within 512 OSCCLK cycles when the watchdog reset is asserted. Regardless of the source, a device reset causes the device to terminate execution. The program counter points to the address contained at the location 0x3F FFC0. When reset is deactivated, execution begins at the location designated by the program counter. The output buffer of this pin is an open-drain with an internal pullup. (↑) |
| | | | | CLC | OCKS | |
| X1 | | G19 | 123 | 68 | I | On-chip crystal-oscillator input. To use this oscillator, a quartz crystal must be connected across X1 and X2. If this pin is not used, it must be tied to GND. This pin can also be used to feed a single-ended 3.3-V level clock. In this case, X2 is a No Connect (NC). |
| X2 | | J19 | 121 | 66 | 0 | On-chip crystal-oscillator output. A quartz crystal may be connected across X1 and X2. If X2 is not used, it must be left unconnected. |
| | | | | NO CO | ONNECT | |
| NC | | H4 | _ | _ | | No connect. BGA ball is electrically open and not connected to the die. |
| | | | | | TAG | |
| TDI | | V15 W13 | 77 | 50 46 | l I | JTAG test clock with internal pullup (see Section 5.4) JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK. |
| TDO | | W15 | 78 | 47 | O/Z | JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. ⁽⁴⁾ |
| TMS | | W14 | 80 | 49 | I | JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. |
| TRST | | V14 | 79 | 48 | I | JTAG test reset with internal pulldown. \overline{TRST} , when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored. NOTE: \overline{TRST} is an active-low test pin and must be maintained low at all times during normal device operation. An external pulldown resistor is required on this pin. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-k Ω resistor generally offers adequate protection. Because the value of the resistor is application-specific, TI recommends that each target board be validated for proper operation of the debugger and the application. This pin has an internal 50-ns (nominal) glitch filter. |

Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | | | | | |
|--------------------------------|-----------------|--------------------|-------------------|-------------------|----------------------|---|--|--|--|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION | | | | |
| | | INTE | ERNAL V | OLTAGE I | REGULATO | R CONTROL | | | | |
| VREGENZ | | J18 | 119 | 64 | 1 | Internal voltage regulator enable with internal pulldown. The internal VREG is not supported and must be disabled. Connect VREGENZ to V _{DDIO} . | | | | |
| ANALOG, DIGITAL, AND I/O POWER | | | | | | | | | | |
| | | E9 | 16 | 16 | | | | | | |
| | | E11 | 21 | 39 | · | | | | | |
| | | F9 | 61 | 45 | | | | | | |
| | | F11 | 76 | 63 | · | | | | | |
| | | G14 | 117 | 71 | · | | | | | |
| | | G15 | 126 | 78 | | 1.2-V digital logic power pins. TI recommends placing | | | | |
| V | | J14 | 137 | 84 | | decoupling capacitor near each V _{DD} pin with a minimum total capacitance of approximately 20 uF. The exact | | | | |
| V_{DD} | | J15 | 153 | 89 | | value of the decoupling capacitance should be | | | | |
| | | K5 | 158 | 95 | | determined by your system voltage regulation solution. | | | | |
| | | K6 | 169 | - | | | | | | |
| | | P10 | _ | - | | | | | | |
| | | P13 | _ | - | | | | | | |
| | | R10 | - | - | | | | | | |
| | | R13 | - | - | | | | | | |
| V | | R11 | 72 | 41 | | 3.3-V Flash power pin. Place a minimum 0.1-µF | | | | |
| V _{DD3VFL} | | R12 | - | - | | decoupling capacitor on each pin. | | | | |
| V | | P6 | 36 | 18 | | 3.3-V analog power pins. Place a minimum 2.2-µF | | | | |
| V_{DDA} | | R6 | 54 | 38 | | decoupling capacitor on each pin. | | | | |



Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | |
|--------------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| | | A9 | 3 | 2 | | |
| | | A18 | 11 | 10 | | |
| | | B1 | 15 | 15 | | |
| | | E7 | 20 | 40 | | |
| | | E10 | 26 | 44 | | |
| | | E13 | 62 | 55 | | |
| | | E16 | 68 | 62 | | |
| | | F4 | 75 | 72 | | |
| | | F7 | 82 | 79 | | |
| | | F10 | 88 | 83 | | |
| | | F13 | 91 | 90 | | |
| | | F16 | 99 | 94 | | |
| | | G4 | 106 | ı | | |
| V | | G5 | 114 | ı | | 3.3-V digital I/O power pins. Place a minimum 0.1-µF |
| V_{DDIO} | | G6 | 116 | - | | decoupling capacitor on each pin. |
| | | H5 | 127 | - | | |
| | | H6 | 138 | - | | |
| | | L14 | 147 | ı | | |
| | | L15 | 152 | ı | | |
| | | M1 | 159 | - | | |
| | | M5 | 168 | - | | |
| | | M6 | - | - | | |
| | | N14 | - | - | | |
| | | N15 | - | - | | |
| | | P9 | - | - | | |
| | | R9 | - | - | | |
| | | V19 | - | - | | |
| | | W8 | - | - | | |
| | | H16 | 120 | 65 | | Power pins for the 3.3-V on-chip crystal oscillator (X1 |
| V _{DDOSC} | | H17 | 125 | 70 | | and X2) and the two zero-pin internal oscillators (INTOSC). Place a 0.1-µF (minimum) decoupling capacitor on each pin. |

Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | (|
|------|-----------------|---|-------------------|-------------------|----------------------|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION |
| Vss | POSITION | NO. A1 A10 A19 E5 E6 E8 E12 E14 E15 F5 F6 F8 F12 F14 F15 G16 G17 H8 H9 H10 H11 H12 H14 H15 J5 J6 J8 J9 J10 J11 J12 K8 K9 K10 K11 K12 K14 K15 L5 | PWR PAD | PWR PAD | | Analog and digital ground. For Quad Flatpacks (QFPs), the PowerPAD on the bottom of the package must be soldered to the ground plane of the PCB. |
| | - | L6 L8 | | | | |

| | | | | | • | (continued) | |
|--------------------|-----------------|--------------------|-------------------|-------------------|----------------------|--|--|
| | TERMINAL | | | | | | |
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION | |
| | | L10 | | | | | |
| | | L11 | | | | | |
| | · | L12 | | | | | |
| | • | L18 | | | | | |
| | • | M8 | | | | | |
| | | M9 | | | | | |
| | | M10 | | | | | |
| | | M11 | | | | | |
| | | M12 | | | | | |
| | | M14 | | | | | |
| | | M15 | | | | | |
| | | N1 | | PWR PAD | | Analog and digital ground. For Quad Flatpacks (QFPs), | |
| V _{SS} | | N5 | PWR PAD | | | the PowerPAD on the bottom of the package must be | |
| | | N6 P7 | 1710 | | | soldered to the ground plane of the PCB. | |
| | | P8 | | | | | |
| | | P11 | | | | | |
| | | P12 | - | | | | |
| | | P14 | | | | | |
| | | P15 | | | | | |
| | • | R7 | | | | | |
| | | R8 | | | | | |
| | | R14 | | | | | |
| | • | R15 | | | | | |
| | | W7 | | | | | |
| | | W19 | | | | | |
| | | H18 | 122 | 67 | | Crystal oscillator (X1 and X2) ground pin. When using an | |
| V _{ssosc} | | П40 | | | | external crystal, do not connect this pin to the board ground. Instead, connect it to the ground reference of the external crystal oscillator circuit. | |
| | | H19 | - | _ | | If an external crystal is not used, this pin may be connected to the board ground. | |
| | | P1 | 34 | 17 | | | |
| | | P5 | 52 | 35 | | Analog module ground pins. | |
| V _{SSA} | | R5 | | 36 | | On the PZP package, pin 17 is double-bonded to V _{SSA} | |
| | | V7 | _ | _ | | and V_{REFLOA} . This pin must be connect to V_{SSA} . | |
| | | W1 | | _ | | | |



Table 4-1. Signal Descriptions (continued)

| | TERMINAL | | | | | | | | |
|-------------------|-----------------|--------------------|-------------------|-------------------|--|--|--|--|--|
| NAME | MUX POSITION | ZWT BALL NO. | PTP PIN NO. | PZP PIN NO. | I/O/Z ⁽¹⁾ | DESCRIPTION | | | |
| SPECIAL FUNCTIONS | | | | | | | | | |
| ERRORSTS | | U19 | 92 | _ | 0 | Error status output. This pin has pulldown. | | | |
| | | | | TEST | T PINS | | | | |
| FLT1 | | W12 | 73 | 42 | I/O Flash test pin 1. Reserved for TI. Must be left unconnected. | | | | |
| FLT2 | | V13 | 74 | 43 | I/O | Flash test pin 2. Reserved for TI. Must be left unconnected. | | | |

- (1) I = Input, O = Output, OD = Open Drain, Z = High Impedance
- (2) The maximum toggling frequency of the GPIOs is 50 MHz.
- (3) High-Speed SPI-enabled GPIO mux option. This pin mux option is required when using the SPI in High-Speed Mode (HS_MODE = 1 in SPICCR). This mux option is still available when not using the SPI in High-Speed Mode (HS_MODE = 0 in SPICCR).
- (4) This pin has output impedance that can be as low as 22 Ω. This output could have fast edges and ringing depending on the system PCB characteristics. If this is a concern, the user should take precautions such as adding a 39Ω (10% tolerance) series termination resistor or implement some other termination scheme. It is also recommended that a system-level signal integrity analysis be performed with the provided IBIS models. The termination is not required if this pin is used for input function.

4.3 Pins With Internal Pullup and Pulldown

Some pins on the device have internal pullups or pulldowns. Table 4-2 lists the pull direction and when it is active. The pullups on GPIO pins are disabled by default and can be enabled through software. In order to avoid any floating unbonded inputs, the Boot ROM will enable internal pullups on GPIO pins that are not bonded out in a particular package. Other pins noted in Table 4-2 with pullups and pulldowns are always on and cannot be disabled.

Table 4-2. Pins With Internal Pullup and Pulldown

| PIN | POWER UP ⁽¹⁾ | RESET (XRS = 0) | DEVICE BOOT | APPLICATION SOFTWARE | | | | |
|------------|-------------------------|-------------------------------|--------------------------------|-------------------------|--|--|--|--|
| GPIOx | Pullup | disabled | Pullup disabled ⁽²⁾ | Application-defined | | | | |
| TRST | | Pulldow | n active | | | | | |
| TCK | | Pullup active | | | | | | |
| TMS | | Pullup active | | | | | | |
| TDI | | Pullup | active | | | | | |
| XRS | Undefined | | Pullup active | | | | | |
| VREGENZ | Undefined | ndefined Pulldown active | | | | | | |
| ERRORSTS | | Pulldown active | | | | | | |
| Other pins | | No pullup or pulldown present | | | | | | |

- (1) Before V_{DD} and V_{DDIO} reach recommended operating conditions.
- (2) Pins not bonded out in a given package will have the internal pullups enabled by the Boot ROM.

4.4 Pin Multiplexing

4.4.1 GPIO Muxed Pins

Table 4-3 shows the GPIO muxed pins. The default for each pin is the GPIO function, secondary functions can be selected by setting both the GPyGMUXn.GPIOz and GPyMUXn.GPIOz register bits. The GPyGMUXn register should be configured prior to the GPyMUXn to avoid transient pulses on GPIO's from alternate mux selections. Columns not shown and blank cells are reserved GPIO Mux settings.

Table 4-3. GPIO Muxed Pins (1)(2)

| | | | | GPIO Mux | Selection | | | |
|----------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------|----------------|
| GPIO Index | 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 15 |
| GPyGMUXn. GPIOz = | 00b, 01b, 10b, 11b | | 00b | | | 01b | | 11b |
| GPyMUXn. GPIOz = | 00b | 01b | 10b | 11b | 01b | 10b | 11b | 11b |
| | GPIO0 | EPWM1A (O) | | | | SDAA (I/OD) | | |
| | GPIO1 | EPWM1B (O) | | MFSRB (I/O) | | SCLA (I/OD) | | |
| | GPIO2 | EPWM2A (O) | | | OUTPUTXBAR1 (O) | SDAB (I/OD) | | |
| | GPIO3 | EPWM2B (O) | OUTPUTXBAR2 (O) | MCLKRB (I/O) | OUTPUTXBAR2 (O) | SCLB (I/OD) | | |
| | GPIO4 | EPWM3A (O) | | | OUTPUTXBAR3 (O) | CANTXA (O) | | |
| | GPIO5 | EPWM3B (O) | MFSRA (I/O) | OUTPUTXBAR3 (O) | | CANRXA (I) | | |
| | GPIO6 | EPWM4A (O) | OUTPUTXBAR4 (O) | EXTSYNCOUT (O) | EQEP3A (I) | CANTXB (O) | | |
| | GPIO7 | EPWM4B (O) | MCLKRA (I/O) | OUTPUTXBAR5 (O) | EQEP3B (I) | CANRXB (I) | | |
| | GPIO8 | EPWM5A (O) | CANTXB (O) | ADCSOCAO (O) | EQEP3S (I/O) | SCITXDA (O) | | |
| | GPIO9 | EPWM5B (O) | SCITXDB (O) | OUTPUTXBAR6 (O) | EQEP3I (I/O) | SCIRXDA (I) | | |
| | GPIO10 | EPWM6A (O) | CANRXB (I) | ADCSOCBO (O) | EQEP1A (I) | SCITXDB (O) | | UPP-WAIT (I/O) |
| | GPIO11 | EPWM6B (O) | SCIRXDB (I) | OUTPUTXBAR7 (O) | EQEP1B (I) | SCIRXDB (I) | | UPP-STRT (I/O) |
| | GPIO12 | EPWM7A (O) | CANTXB (O) | MDXB (O) | EQEP1S (I/O) | SCITXDC (O) | | UPP-ENA (I/O) |
| | GPIO13 | EPWM7B (O) | CANRXB (I) | MDRB (I) | EQEP1I (I/O) | SCIRXDC (I) | | UPP-D7 (I/O) |
| | GPIO14 | EPWM8A (O) | SCITXDB (O) | MCLKXB (I/O) | | OUTPUTXBAR3 (O) | | UPP-D6 (I/O) |
| | GPIO15 | EPWM8B (O) | SCIRXDB (I) | MFSXB (I/O) | | OUTPUTXBAR4 (O) | | UPP-D5 (I/O) |
| | GPIO16 | SPISIMOA (I/O) | CANTXB (O) | OUTPUTXBAR7 (O) | EPWM9A (O) | | SD1_D1 (I) | UPP-D4 (I/O) |
| | GPIO17 | SPISOMIA (I/O) | CANRXB (I) | OUTPUTXBAR8 (O) | EPWM9B (O) | | SD1_C1 (I) | UPP-D3 (I/O) |
| | GPIO18 | SPICLKA (I/O) | SCITXDB (O) | CANRXA (I) | EPWM10A (O) | | SD1_D2 (I) | UPP-D2 (I/O) |
| | GPIO19 | SPISTEA (I/O) | SCIRXDB (I) | CANTXA (O) | EPWM10B (O) | | SD1_C2 (I) | UPP-D1 (I/O) |
| | GPIO20 | EQEP1A (I) | MDXA (O) | CANTXB (O) | EPWM11A (O) | | SD1_D3 (I) | UPP-D0 (I/O) |
| | GPIO21 | EQEP1B (I) | MDRA (I) | CANRXB (I) | EPWM11B (O) | | SD1 C3 (I) | UPP-CLK (I/O) |
| | GPIO22 | EQEP1S (I/O) | MCLKXA (I/O) | SCITXDB (O) | EPWM12A (O) | SPICLKB (I/O) | SD1_D4 (I) | . , |
| | GPIO23 | EQEP1I (I/O) | MFSXA (I/O) | SCIRXDB (I) | EPWM12B (O) | SPISTEB (I/O) | SD1_C4 (I) | |
| | GPIO24 | OUTPUTXBAR1 (O) | EQEP2A (I) | MDXB (O) | (-) | SPISIMOB (I/O) | SD2_D1 (I) | |
| | GPIO25 | OUTPUTXBAR2 (O) | EQEP2B (I) | MDRB (I) | | SPISOMIB (I/O) | SD2 C1 (I) | |
| | GPIO26 | OUTPUTXBAR3 (O) | EQEP2I (I/O) | MCLKXB (I/O) | OUTPUTXBAR3 (O) | SPICLKB (I/O) | SD2_D2 (I) | |
| | GPIO27 | OUTPUTXBAR4 (O) | EQEP2S (I/O) | MFSXB (I/O) | OUTPUTXBAR4 (O) | SPISTEB (I/O) | SD2_C2 (I) | |
| | GPIO28 | SCIRXDA (I) | EM1CS4 (O) | (/ | OUTPUTXBAR5 (O) | EQEP3A (I) | SD2_D3 (I) | |
| | GPIO29 | SCITXDA (O) | EM1SDCKE (O) | | OUTPUTXBAR6 (O) | EQEP3B (I) | SD2_C3 (I) | |
| | GPIO30 | CANRXA (I) | EM1CLK (O) | | OUTPUTXBAR7 (O) | EQEP3S (I/O) | SD2_D4 (I) | |
| | GPIO31 | CANTXA (O) | EM1WE (O) | | OUTPUTXBAR8 (O) | EQEP3I (I/O) | SD2_C4 (I) | |
| | GPIO32 | SDAA (I/OD) | EM1CS0 (O) | | 22 2 | | 352_0+(i) | |
| | GPIO33 | SCLA (I/OD) | EM1RNW (O) | | | | | |
| | GPIO34 | OUTPUTXBAR1 (O) | EM1CS2 (O) | | | SDAB (I/OD) | | |
| | GPIO35 | SCIRXDA (I) | EM1CS2 (O) | | | SCLB (I/OD) | | |
| | GPIO36 | SCITXDA (O) | EM1WAIT (I) | | | CANRXA (I) | | |
| | GPIO36 GPIO37 | OUTPUTXBAR2 (O) | EM10E (O) | | | CANTXA (I) | | |
| | GPIO37 GPIO38 | COTFOTABARZ (O) | | | SCITXDC (O) | ` ' | | |
| | | | EM1A0 (O) | | ` , | CANDYR (I) | | |
| | GPIO39 | | EM1A1 (O) | | SCIRXDC (I) | CANRXB (I) | | |

⁽¹⁾ I = Input, O = Output, OD = Open Drain

⁽²⁾ GPIO Index settings of 9, 10, 11, 13, and 14 are reserved.



Table 4-3. GPIO Muxed Pins⁽¹⁾⁽²⁾ (continued)

| | | | | | x Selection | | | |
|----------------------|-----------------------|-----------------|--------------|--------------|-----------------|----------------|------------|------------------------------|
| GPIO Index | 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 15 |
| GPyGMUXn. GPIOz = | 00b, 01b, 10b, 11b | | 00b | | | 01b | | 11b |
| GPyMUXn. GPIOz = | 00b | 01b | 10b | 11b | 01b | 10b | 11b | 11b |
| | GPIO40 | | EM1A2 (O) | | | SDAB (I/OD) | | |
| | GPIO41 | | EM1A3 (O) | | | SCLB (I/OD) | | |
| | GPIO42 | | | | | SDAA (I/OD) | | SCITXDA (O) |
| | GPIO43 | | | | | SCLA (I/OD) | | SCIRXDA (I) |
| | GPIO44 | | EM1A4 (O) | | | | | |
| | GPIO45 | | EM1A5 (O) | | | | | |
| | GPIO46 | | EM1A6 (O) | | | SCIRXDD (I) | | |
| | GPIO47 | | EM1A7 (O) | | | SCITXDD (O) | | |
| | GPIO48 | OUTPUTXBAR3 (O) | EM1A8 (O) | | | SCITXDA (O) | SD1_D1 (I) | |
| | GPIO49 | OUTPUTXBAR4 (O) | EM1A9 (O) | | | SCIRXDA (I) | SD1_C1 (I) | |
| | GPIO50 | EQEP1A (I) | EM1A10 (O) | | | SPISIMOC (I/O) | SD1_D2 (I) | |
| | GPIO51 | EQEP1B (I) | EM1A11 (O) | | | SPISOMIC (I/O) | SD1_C2 (I) | |
| | GPIO52 | EQEP1S (I/O) | EM1A12 (O) | | | SPICLKC (I/O) | SD1_D3 (I) | |
| | GPIO53 | EQEP1I (I/O) | EM1D31 (I/O) | EM2D15 (I/O) | | SPISTEC (I/O) | SD1_C3 (I) | |
| | GPIO54 | SPISIMOA (I/O) | EM1D30 (I/O) | EM2D14 (I/O) | EQEP2A (I) | SCITXDB (O) | SD1_D4 (I) | |
| | GPIO55 | SPISOMIA (I/O) | EM1D29 (I/O) | EM2D13 (I/O) | EQEP2B (I) | SCIRXDB (I) | SD1_C4 (I) | |
| | GPIO56 | SPICLKA (I/O) | EM1D28 (I/O) | EM2D12 (I/O) | EQEP2S (I/O) | SCITXDC (O) | SD2_D1 (I) | |
| | GPIO57 | SPISTEA (I/O) | EM1D27 (I/O) | EM2D11 (I/O) | EQEP2I (I/O) | SCIRXDC (I) | SD2_C1 (I) | |
| | GPIO58 | MCLKRA (I/O) | EM1D26 (I/O) | EM2D10 (I/O) | OUTPUTXBAR1 (O) | SPICLKB (I/O) | SD2_D2 (I) | SPISIMOA ⁽³⁾ (I/C |
| | GPIO59 | MFSRA (I/O) | EM1D25 (I/O) | EM2D9 (I/O) | OUTPUTXBAR2 (O) | SPISTEB (I/O) | SD2_C2 (I) | SPISOMIA ⁽³⁾ (I/C |
| | GPIO60 | MCLKRB (I/O) | EM1D24 (I/O) | EM2D8 (I/O) | OUTPUTXBAR3 (O) | SPISIMOB (I/O) | SD2_D3 (I) | SPICLKA(3) (I/O |
| | GPIO61 | MFSRB (I/O) | EM1D23 (I/O) | EM2D7 (I/O) | OUTPUTXBAR4 (O) | SPISOMIB (I/O) | SD2_C3 (I) | SPISTEA ⁽³⁾ (I/O |
| | GPIO62 | SCIRXDC (I) | EM1D22 (I/O) | EM2D6 (I/O) | EQEP3A (I) | CANRXA (I) | SD2_D4 (I) | |
| | GPIO63 | SCITXDC (O) | EM1D21 (I/O) | EM2D5 (I/O) | EQEP3B (I) | CANTXA (O) | SD2_C4 (I) | SPISIMOB ⁽³⁾ (I/C |
| | GPIO64 | | EM1D20 (I/O) | EM2D4 (I/O) | EQEP3S (I/O) | SCIRXDA (I) | | SPISOMIB ⁽³⁾ (I/C |
| | GPIO65 | | EM1D19 (I/O) | EM2D3 (I/O) | EQEP3I (I/O) | SCITXDA (O) | | SPICLKB ⁽³⁾ (I/O |
| | GPIO66 | | EM1D18 (I/O) | EM2D2 (I/O) | | SDAB (I/OD) | | SPISTEB(3) (I/O |
| | GPIO67 | | EM1D17 (I/O) | EM2D1 (I/O) | | | | |
| | GPIO68 | | EM1D16 (I/O) | EM2D0 (I/O) | | | | |
| | GPIO69 | | EM1D15 (I/O) | | | SCLB (I/OD) | | SPISIMOC(3) (I/O |
| | GPIO70 | | EM1D14 (I/O) | | CANRXA (I) | SCITXDB (O) | | SPISOMIC(3) (I/C |
| | GPIO71 | | EM1D13 (I/O) | | CANTXA (O) | SCIRXDB (I) | | SPICLKC(3) (I/O |
| | GPIO72 | | EM1D12 (I/O) | | CANTXB (O) | SCITXDC (O) | | SPISTEC (3) (I/O |
| | GPIO73 | | EM1D11 (I/O) | XCLKOUT (O) | CANRXB (I) | SCIRXDC (I) | | |
| | GPIO74 | | EM1D10 (I/O) | | | | | |
| | GPIO75 | | EM1D9 (I/O) | | | | | |
| | GPIO76 | | EM1D8 (I/O) | | | SCITXDD (O) | | |
| | GPIO77 | | EM1D7 (I/O) | | | SCIRXDD (I) | | |
| | GPIO78 | | EM1D6 (I/O) | | | EQEP2A (I) | | |
| | GPIO79 | | EM1D5 (I/O) | | | EQEP2B (I) | | |
| | GPIO80 | | EM1D4 (I/O) | | | EQEP2S (I/O) | | |
| | GPIO81 | | EM1D3 (I/O) | | | EQEP2I (I/O) | | |
| | GPIO82 | | EM1D2 (I/O) | | | | | |
| | GPIO83 | | EM1D1 (I/O) | | | | | |
| | GPIO84 | | | | SCITXDA (O) | MDXB (O) | | MDXA (O) |
| | GPIO85 | | EM1D0 (I/O) | | SCIRXDA (I) | MDRB (I) | | MDRA (I) |
| | GPIO86 | | EM1A13 (O) | EM1CAS (O) | SCITXDB (O) | MCLKXB (I/O) | | MCLKXA (I/O) |
| | GPIO87 | | EM1A14 (O) | EM1RAS (O) | SCIRXDB (I) | MFSXB (I/O) | | MFSXA (I/O) |
| | GPIO88 | | EM1A15 (O) | EM1DQM0 (O) | | . , | | . , |
| | GPIO89 | | EM1A16 (O) | EM1DQM1 (O) | | SCITXDC (O) | | |

⁽³⁾ High-Speed SPI-enabled GPIO mux option. This pin mux option is required when using the SPI in High-Speed Mode (HS_MODE = 1 in SPICCR). This mux option is still available when not using the SPI in High-Speed Mode (HS_MODE = 0 in SPICCR).



Table 4-3. GPIO Muxed Pins⁽¹⁾⁽²⁾ (continued)

| | | | | GPIO Mux | Selection | | | |
|----------------------|-----------------------|-------------|------------|--------------------------|--------------|----------------------------|--------------------------|------------|
| GPIO Index | 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 15 |
| GPyGMUXn. GPIOz = | 00b, 01b, 10b, 11b | | 00b | | | 01b | | 11b |
| GPyMUXn. GPIOz = | 00b | 01b | 10b | 11b | 01b | 10b | 11b | 11b |
| | GPIO90 | | EM1A17 (O) | EM1DQM2 (O) | | SCIRXDC (I) | | |
| | GPIO91 | | EM1A18 (O) | EM1DQM3 (O) | | SDAA (I/OD) | | |
| | GPIO92 | | EM1A19 (O) | EM1BA1 (O) | | SCLA (I/OD) | | |
| | GPIO93 | | | EM1BA0 (O) | | SCITXDD (O) | | |
| | GPIO94 | | | | | SCIRXDD (I) | | |
| | GPIO95 | | | | | | | |
| | GPIO96 | | | EM2DQM1 (O) | EQEP1A (I) | | | |
| | GPIO97 | | | EM2DQM0 (O) | EQEP1B (I) | | | |
| | GPIO98 | | | EM2A0 (O) | EQEP1S (I/O) | | | |
| | GPIO99 | | | EM2A1 (O) | EQEP1I (I/O) | | | |
| | GPIO100 | | | EM2A2 (O) | EQEP2A (I) | SPISIMOC (I/O) | | |
| | GPIO101 | | | EM2A3 (O) | EQEP2B (I) | SPISOMIC (I/O) | | |
| | GPIO102 | | | EM2A4 (O) | EQEP2S (I/O) | SPICLKC (I/O) | | |
| | GPIO103 | | | EM2A5 (O) | EQEP2I (I/O) | SPISTEC (I/O) | | |
| | GPIO104 | SDAA (I/OD) | | EM2A6 (O) | EQEP3A (I) | SCITXDD (O) | | |
| | GPIO105 | SCLA (I/OD) | | EM2A7 (O) | EQEP3B (I) | SCIRXDD (I) | | |
| | GPIO106 | | | EM2A8 (O) | EQEP3S (I/O) | SCITXDC (O) | | |
| | GPIO107 | | | EM2A9 (O) | EQEP3I (I/O) | SCIRXDC (I) | | |
| | GPIO108 | | | EM2A10 (O) | | | | |
| | GPIO109 | | | EM2A11 (O) | | | | |
| | GPIO110 | | | EM2WAIT (I) | | | | |
| | GPIO111 | | | EM2BA0 (O) | | | | |
| | GPIO112 | | | EM2BA1 (O) | | | | |
| | GPIO113 | | | EM2CAS (O) | | | | |
| | GPIO114 | | | EM2RAS (O) | | | | |
| | GPIO115 | | | EM2CS0 (O) EM2CS2 (O) | | | | |
| | GPIO116 GPIO117 | | | EM2CS2 (O) EM2SDCKE (O) | | | | |
| | GPIO117 GPIO118 | | | EM2CLK (O) | | | | |
| | GPIO119 | | | EM2RNW (O) | | | | |
| | GPIO119 | | | EM2WE (O) | | | | USB0PFLT |
| | GPIO120 | | | EM20E (O) | | | | USB0EPEN |
| | GPIO122 | | | LINZOL (O) | | SPISIMOC (I/O) | SD1_D1 (I) | OODOL! LIV |
| | GPIO123 | | | | | SPISOMIC (I/O) | SD1_C1 (I) | |
| | GPIO124 | | | | | SPICLKC (I/O) | SD1_D1 (I) | |
| | GPIO125 | | | | | SPISTEC (I/O) | SD1_B2 (I) SD1_C2 (I) | |
| | GPIO126 | | | | | 2 (,, 0) | SD1_D3 (I) | |
| | GPIO127 | | | | | | SD1_C3 (I) | |
| | GPIO128 | | | | | | SD1_D4 (I) | |
| | GPIO129 | | | | | | SD1_C4 (I) | |
| | GPIO130 | | | | | | SD2_D1 (I) | |
| | GPIO131 | | | | | | SD2_C1 (I) | |
| | GPIO132 | | | | | | SD2_D2 (I) | |
| | GPIO133/ | | | | | | SD2_C2 (I) | |
| | AUXCLKIN | | | | | | | |
| | GPIO134 | | | | | | SD2_D3 (I) | |
| | GPIO135 | | | | | SCITXDA (O) | SD2_C3 (I) | |
| | GPIO136 | | | | | SCIRXDA (I) | SD2_D4 (I) | |
| | GPIO137 | | | | | SCITXDB (O) | SD2_C4 (I) | |
| | GPIO138 GPIO139 | | | | | SCIRXDB (I) SCIRXDC (I) | | |
| | | | | | | | | |



Table 4-3. GPIO Muxed Pins⁽¹⁾⁽²⁾ (continued)

| | GPIO Mux Selection | | | | | | | | | | | |
|----------------------|-----------------------|-------------|-----|-----|-----|-------------|-----|-----|--|--|--|--|
| GPIO Index | 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 15 | | | | |
| GPyGMUXn. GPIOz = | 00b, 01b, 10b, 11b | | 00b | | | 01b | | 11b | | | | |
| GPyMUXn. GPIOz = | 00b | 01b | 10b | 11b | 01b | 10b | 11b | 11b | | | | |
| | GPIO141 | | | | | SCIRXDD (I) | | | | | | |
| | GPIO142 | | | | | SCITXDD (O) | | | | | | |
| | GPIO143 | | | | | | | | | | | |
| | GPIO144 | | | | | | | | | | | |
| | GPIO145 | EPWM1A (O) | | | | | | | | | | |
| | GPIO146 | EPWM1B (O) | | | | | | | | | | |
| | GPIO147 | EPWM2A (O) | | | | | | | | | | |
| | GPIO148 | EPWM2B (O) | | | | | | | | | | |
| | GPIO149 | EPWM3A (O) | | | | | | | | | | |
| | GPIO150 | EPWM3B (O) | | | | | | | | | | |
| | GPIO151 | EPWM4A (O) | | | | | | | | | | |
| | GPIO152 | EPWM4B (O) | | | | | | | | | | |
| | GPIO153 | EPWM5A (O) | | | | | | | | | | |
| | GPIO154 | EPWM5B (O) | | | | | | | | | | |
| | GPIO155 | EPWM6A (O) | | | | | | | | | | |
| | GPIO156 | EPWM6B (O) | | | | | | | | | | |
| | GPIO157 | EPWM7A (O) | | | | | | | | | | |
| | GPIO158 | EPWM7B (O) | | | | | | | | | | |
| | GPIO159 | EPWM8A (O) | | | | | | | | | | |
| | GPIO160 | EPWM8B (O) | | | | | | | | | | |
| | GPIO161 | EPWM9A (O) | | | | | | | | | | |
| | GPIO162 | EPWM9B (O) | | | | | | | | | | |
| | GPIO163 | EPWM10A (O) | | | | | | | | | | |
| | GPIO164 | EPWM10B (O) | | | | | | | | | | |
| | GPIO165 | EPWM11A (O) | | | | | | | | | | |
| | GPIO166 | EPWM11B (O) | | | | | | | | | | |
| | GPIO167 | EPWM12A (O) | | | | | | | | | | |
| | GPIO168 | EPWM12B (O) | | | | | | | | | | |



4.4.2 Input X-BAR

The Input X-BAR is used to route any GPIO input to the ADC, eCAP, and ePWM peripherals as well as to external interrupts (XINT). For details on configuring the Input X-BAR, see the "General-Purpose Input/Output (GPIO)" chapter of the *TMS320F2837xS Delfino Microcontrollers Technical Reference Manual* (SPRUHX5).




Figure 4-7. Input X-BAR

Table 4-4. Input X-BAR Destinations

| INPUT | DESTINATIONS |
|---------|--|
| INPUT1 | EPWM[TZ1,TRIP1], EPWM X-BAR, Output X-BAR |
| INPUT2 | EPWM[TZ2,TRIP2], EPWM X-BAR, Output X-BAR |
| INPUT3 | EPWM[TZ3,TRIP3], EPWM X-BAR, Output X-BAR |
| INPUT4 | XINT1, EPWM X-BAR, Output X-BAR |
| INPUT5 | XINT2, ADCEXTSOC, EXTSYNCIN1, EPWM X-BAR, Output X-BAR |
| INPUT6 | XINT3, EPWM[TRIP6], EXTSYNCIN2, EPWM X-BAR, Output X-BAR |
| INPUT7 | ECAP1 |
| INPUT8 | ECAP2 |
| INPUT9 | ECAP3 |
| INPUT10 | ECAP4 |
| INPUT11 | ECAP5 |
| INPUT12 | ECAP6 |
| INPUT13 | XINT4 |
| INPUT14 | XINT5 |



4.4.3 Output X-BAR

The Output X-BAR has eight outputs which can be selected on the GPIO mux as OUTPUTXBARx. The XBAR allows the selection of a single signal or a logical OR of up to 32 signals. For details on the Output X-BAR, see the "General-Purpose Input/Output (GPIO)" chapter of the *TMS320F2837xS Delfino Microcontrollers Technical Reference Manual* (SPRUHX5).




Figure 4-8. Output X-BAR

Table 4-5. Output X-BAR Mux Configuration Table

| MUX | 0 | 1 | 2 | 3 |
|-----|------------------|-------------------------------|----------|------------|
| 0 | CMPSS1.CTRIPOUTH | CMPSS1.CTRIPOUTH_OR_CTRIPOUTL | ADCAEVT1 | ECAP1.OUT |
| 1 | CMPSS1.CTRIPOUTL | INPUTXBAR1 | | ADCCEVT1 |
| 2 | CMPSS2.CTRIPOUTH | CMPSS2.CTRIPOUTH_OR_CTRIPOUTL | ADCAEVT2 | ECAP2.OUT |
| 3 | CMPSS2.CTRIPOUTL | INPUTXBAR2 | | ADCCEVT2 |
| 4 | CMPSS3.CTRIPOUTH | CMPSS3.CTRIPOUTH_OR_CTRIPOUTL | ADCAEVT3 | ECAP3.OUT |
| 5 | CMPSS3.CTRIPOUTL | INPUTXBAR3 | | ADCCEVT3 |
| 6 | CMPSS4.CTRIPOUTH | CMPSS4.CTRIPOUTH_OR_CTRIPOUTL | ADCAEVT4 | ECAP4.OUT |
| 7 | CMPSS4.CTRIPOUTL | INPUTXBAR4 | | ADCCEVT4 |
| 8 | CMPSS5.CTRIPOUTH | CMPSS5.CTRIPOUTH_OR_CTRIPOUTL | ADCBEVT1 | ECAP5.OUT |
| 9 | CMPSS5.CTRIPOUTL | INPUTXBAR5 | | ADCDEVT1 |
| 10 | CMPSS6.CTRIPOUTH | CMPSS6.CTRIPOUTH_OR_CTRIPOUTL | ADCBEVT2 | ECAP6.OUT |
| 11 | CMPSS6.CTRIPOUTL | INPUTXBAR6 | | ADCDEVT2 |
| 12 | CMPSS7.CTRIPOUTH | CMPSS7.CTRIPOUTH_OR_CTRIPOUTL | ADCBEVT3 | |
| 13 | CMPSS7.CTRIPOUTL | ADCSOCA | | ADCDEVT3 |
| 14 | CMPSS8.CTRIPOUTH | CMPSS8.CTRIPOUTH_OR_CTRIPOUTL | ADCBEVT4 | EXTSYNCOUT |
| 15 | CMPSS8.CTRIPOUTL | ADCSOCB | | ADCDEVT4 |
| 16 | SD1FLT1.COMPH | SD1FLT1.COMPH_OR_COMPL | | |
| 17 | SD1FLT1.COMPL | | | |
| 18 | SD1FLT2.COMPH | SD1FLT2.COMPH_OR_COMPL | | |
| 19 | SD1FLT2.COMPL | | | |
| 20 | SD1FLT3.COMPH | SD1FLT3.COMPH_OR_COMPL | | |
| 21 | SD1FLT3.COMPL | | | |
| 22 | SD1FLT4.COMPH | SD1FLT4.COMPH_OR_COMPL | | |
| 23 | SD1FLT4.COMPL | | | |
| 24 | SD2FLT1.COMPH | SD2FLT1.COMPH_OR_COMPL | | |
| 25 | SD2FLT1.COMPL | | | |
| 26 | SD2FLT2.COMPH | SD2FLT2.COMPH_OR_COMPL | | |
| 27 | SD2FLT2.COMPL | | | |
| 28 | SD2FLT3.COMPH | SD2FLT3.COMPH_OR_COMPL | | |
| 29 | SD2FLT3.COMPL | | | |
| 30 | SD2FLT4.COMPH | SD2FLT4.COMPH_OR_COMPL | | |
| 31 | SD2FLT4.COMPL | | | |

4.4.4 USB Pin Muxing

Table 4-6 shows assignment of the alternate USB function mapping. These can be configured with the GPBAMSEL register.

Table 4-6. Alternate USB Function

| GPIO | GPBAMSEL SETTING | USB FUNCTION |
|--------|-------------------|--------------|
| GPIO42 | GPBAMSEL[10] = 1b | USB0DM |
| GPIO43 | GPBAMSEL[11] = 1b | USB0DP |



4.4.5 High-Speed SPI Pin Muxing

The SPI module on this device has a high-speed mode. To achieve the highest possible speed, a special GPIO configuration is used on a single GPIO mux option for each SPI. These GPIOs may also be used by the SPI when not in high-speed mode (HS_MODE = 0).

To select the mux options that enable the SPI high-speed mode, configure the GPyGMUX and GPyMUX registers as shown in Table 4-7.

Table 4-7. GPIO Configuration for High-Speed SPI

| GPIO | SPI SIGNAL | MUX CONFIGURATION | | |
|--------|------------|---------------------|--------------------|--|
| | SF | PIA | | |
| GPIO58 | SPISIMOA | GPBGMUX2[21:20]=11b | GPBMUX2[21:20]=11b | |
| GPIO59 | SPISOMIA | GPBGMUX2[23:22]=11b | GPBMUX2[23:22]=11b | |
| GPIO60 | SPICLKA | GPBGMUX2[25:24]=11b | GPBMUX2[25:24]=11b | |
| GPIO61 | SPISTEA | GPBGMUX2[27:26]=11b | GPBMUX2[27:26]=11b | |
| | SF | PIB | | |
| GPIO63 | SPISIMOB | GPBGMUX2[31:30]=11b | GPBMUX2[31:30]=11b | |
| GPIO64 | SPISOMIB | GPCGMUX1[1:0]=11b | GPCMUX1[1:0]=11b | |
| GPIO65 | SPICLKB | GPCGMUX1[3:2]=11b | GPCMUX1[3:2]=11b | |
| GPIO66 | SPISTEB | GPCGMUX1[5:4]=11b | GPCMUX1[5:4]=11b | |
| | SF | PIC | | |
| GPIO69 | SPISIMOC | GPCGMUX1[11:10]=11b | GPCMUX1[11:10]=11b | |
| GPIO70 | SPISOMIC | GPCGMUX1[13:12]=11b | GPCMUX1[13:12]=11b | |
| GPIO71 | SPICLKC | GPCGMUX1[15:14]=11b | GPCMUX1[15:14]=11b | |
| GPIO72 | SPISTEC | GPCGMUX1[17:16]=11b | GPCMUX1[17:16]=11b | |

Product Folder Links: TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT | |
|--------------------------------|---|------|-----------------|------|--|
| | V _{DDIO} with respect to V _{SS} | -0.3 | 4.6 | | |
| Supply voltage | V _{DD3VFL} with respect to V _{SS} | -0.3 | 4.6 | V | |
| Supply voltage | V _{DDOSC} with respect to V _{SS} | -0.3 | 4.6 | V | |
| | V _{DD} with respect to V _{SS} | -0.3 | 1.5 | | |
| Analog voltage | V _{DDA} with respect to V _{SSA} | -0.3 | 4.6 | V | |
| Supply ramp rate | V _{DDIO} , V _{DD} , V _{DDA} , V _{DD3VFL} , V _{DDOSC} with respect to V _{SS} | | 10 ⁵ | V/s | |
| Input voltage | V _{IN} (3.3 V) | -0.3 | 4.6 | V | |
| Output voltage | Vo | -0.3 | 4.6 | V | |
| | Digital input (per pin), I _{IK} (V _{IN} < V _{SS} or V _{IN} > V _{DDIO}) | -20 | 20 | | |
| Input clamp current | Analog input (per pin), I _{IKANALOG} (V _{IN} < V _{SSA} or V _{IN} > V _{DDA}) | -20 | 20 | mA | |
| | Total for all inputs, $I_{IKTOTAL}$ ($V_{IN} < V_{SS}/V_{SSA}$ or $V_{IN} > V_{DDIO}/V_{DDA}$) | -20 | 20 | | |
| Output current | Digital output (per pin), I _{OUT} | -20 | 20 | mA | |
| Free-Air temperature | T _A | -40 | 125 | °C | |
| Operating junction temperature | T _J | -40 | 150 | °C | |
| Storage temperature (3) | T _{stg} | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

| | | | | VALUE | UNIT |
|--------------------|------------------------------|---|--|-------|------|
| TMS320 | F2837xS in 337-ball ZWT pack | age | | | |
| | | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ | All pins | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), | All pins | ±500 | V |
| | F | per AEC Q100-011 | Corner balls on 337-ball ZWT: A1, A19, W1, W19 | ±750 | |
| TMS320 | F2837xS in 176-pin PTP packa | ge | | | |
| | | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ | All pins | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), | All pins | ±500 | V |
| | | per AEC Q100-011 | Corner pins on 176-pin PTP: 1, 44, 45, 88, 89, 132, 133, 176 | ±750 | |
| TMS320 | F2837xS in 100-pin PZP packa | ge | | | |
| | | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ | All pins | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), | All pins | ±500 | V |
| | | per AEC Q100-011 | Corner pins on 100-pin PZP: 1, 25, 26, 50, 51, 75, 76, 100 | ±750 | |

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Specifications

²⁾ All voltage values are with respect to V_{SS}, unless otherwise noted.

²³ Long-term high-temperature storage or extended use at maximum temperature conditions may result in a reduction of overall device life. For additional information, see the IC Package Thermal Metrics Application Report (SPRA953).



5.3 **Recommended Operating Conditions**

| | | MIN | NOM | MAX | UNIT |
|--|---|------|-----|------|------|
| Device supply voltage, I/O, V _{DDIO} (1) | | 3.14 | 3.3 | 3.47 | V |
| Device supply voltage, V _{DD} | | 1.14 | 1.2 | 1.26 | V |
| Supply ground, V _{SS} | | | 0 | | V |
| Analog supply voltage, V _{DDA} ⁽¹⁾ | | 3.14 | 3.3 | 3.47 | V |
| Analog ground, V _{SSA} | | | 0 | | V |
| Junction temperature, T _J | T version | -40 | | 105 | |
| | S version ⁽²⁾ | -40 | | 125 | °C |
| | Q version (Q100 qualification) ⁽²⁾ | -40 | | 150 | |
| Free-Air temperature, T _A | Q version (Q100 qualification) | -40 | | 125 | °C |

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

| | | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|----------------------------------|--|---|-------------------------|------|-------------------------|------|
| V | High lovel outp | ut voltogo | I _{OH} = I _{OH} MIN | V _{DDIO} * 0.8 | | | V |
| V _{OH} | High-level outp | ut voitage | $I_{OH} = -100 \ \mu A$ | V _{DDIO} – 0.2 | | | V |
| V | Love loved over | ut valtage | $I_{OL} = I_{OL} MAX$ | | | 0.4 | V |
| V_{OL} | Low-level outp | ut voltage | $I_{OL} = 100 \mu A$ | | | 0.2 | V |
| I _{OH} | High-level outp | ut source current for all output pins | | -4 | | | mA |
| I _{OL} | Low-level outp | ut sink current for all output pins | | | | 4 | mA |
| l _{OZ} | Output current, | pullup or pulldown disabled | | | ±2 | | μΑ |
| V _{IH} | High-level input voltage (3.3 V) | | GPIO0-GPIO7, GPIO42-GPIO43, GPIO46-GPIO47 | V _{DDIO} * 0.7 | | V _{DDIO} + 0.3 | V |
| | | | All other pins | 2.0 | | V _{DDIO} + 0.3 | |
| V_{IL} | Low-level input | voltage (3.3 V) | | V _{SS} - 0.3 | | 0.8 | V |
| | | Digital inputs with pulldown ⁽¹⁾ | | | 120 | | |
| | | Digital inputs without pulldown ⁽¹⁾ | V _{DDIO} = 3.3 V | | | ±2 | |
| I _{IH} | Input current | Analog inputs except pins with DACOUTx | $V_{DDA} = 3.3 \text{ V}$ $V_{IN} = V_{DDIO}$ | | | ±2 | μΑ |
| | | Analog inputs with DACOUTx | | | 66 | | |
| | | Digital inputs with pullup enabled ⁽¹⁾ | V _{DDIO} = 3.3 V | | -150 | | |
| $I_{\rm IL}$ | Input current | Digital inputs with pullup disabled ⁽¹⁾ | $V_{DDA} = 3.3 \text{ V}$ | | | ±2 | μΑ |
| | | Analog inputs | V _{IN} = 0 V | | | ±2 | |
| Cı | Input capacitar | nce | | | 2 | | pF |

⁽¹⁾ See Table 4-2 for a list of pins with a pullup or pulldown.

 V_{DDIO} , V_{DD3VFL} , V_{DDOSC} , and V_{DDA} should be maintained within 0.3 V of each other. Operation above $T_J = 105^{\circ}C$ for extended duration will reduce the lifetime of the device. See the *Calculating Useful Lifetimes of Embedded Processors Application Report* (SPRABX4) for more information.



5.5 Power Consumption Summary

Current values listed in this section are representative for the test conditions given and not the absolute maximum possible. The actual device currents in an application will vary with application code and pin configurations.

Table 5-1. Device Current Consumption at 200-MHz SYSCLK

| MODE | TEST CONDITIONS | I _{DI} | D | I _{DDIO} ⁽¹⁾ | | I _{DDA} | | I _{DD3VFL} | |
|------------------------|--|--------------------|--------------------|----------------------------------|--------------------|--------------------|--------------------|---------------------|--------------------|
| MODE | | TYP ⁽²⁾ | MAX ⁽³⁾ | TYP ⁽²⁾ | MAX ⁽³⁾ | TYP ⁽²⁾ | MAX ⁽³⁾ | TYP ⁽²⁾ | MAX ⁽³⁾ |
| Operational (RAM) | Code is running out of RAM. (4) All I/O pins are left unconnected. Peripherals not active have their clocks disabled. FLASH is read and in active state. XCLKOUT is enabled at SYSCLK/4. | 245 mA | 425 mA | 30 mA | 55 mA | 13 mA | 25 mA | 33 mA | 40 mA |
| IDLE | CPU1 is in IDLE mode.Flash is powered down.XCLKOUT is turned off. | 80 mA | 210 mA | 3 mA | 10 mA | 10 μΑ | 150 μΑ | 10 μΑ | 150 µA |
| STANDBY | CPU1 is in STANDBY mode.Flash is powered down.XCLKOUT is turned off. | 30 mA | 135 mA | 3 mA | 10 mA | 5 μΑ | 150 µA | 10 μΑ | 150 µA |
| HALT | CPU1 watchdog is running.Flash is powered down.XCLKOUT is turned off. | 1.5 mA | 125 mA | 750 µA | 1 mA | 5 μΑ | 150 µA | 10 μΑ | 150 μΑ |
| HIBERNATE | CPU1.M0 and CPU1.M1 RAMs are in low-power data retention mode. | 100 μΑ | 4 mA | 750 µA | 1 mA | 5 μΑ | 75 µA | 1 μΑ | 50 μΑ |
| Flash Erase/Program | CPU1 is running from RAM. All I/O pins are left unconnected. Peripheral clocks are disabled. CPU1 is doing Flash Erase/Program loop on Bank 0, reading from Bank 1 to keep the bank active. XCLKOUT is turned off. | 154 mA | 230 mA | 3 mA | 10 mA | 10 μΑ | 150 μΑ | 45 mA | 55 mA |

- (1) I_{DDIO} current is dependent on the electrical loading on the I/O pins.
- (2) TYP: V_{nom}, 30°C
- (3) MAX: V_{max}, 125°C
- (4) The following is executed in a loop on CPU1:
 - All of the communication peripherals are exercised in loop-back mode: CAN-A to CAN-B; SPI-A to SPI-C; SCI-A to SCI-D; I²C-A to I²C-B; McBSP-A to McBSP-B; USB
 - SDFM1 to SDFM4 active
 - ePWM1 to ePWM12 generate 400-kHz PWM output on 24 pins
 - CPU TIMERs active
 - DMA does 32-bit burst transfers
 - · CLA1 does multiply-accumulate tasks
 - All ADCs perform continuous conversion.
 - All DACs ramp voltage up/down at 150 kHz
 - CMPSS1 to CMPSS8 active
 - · VCU does complex multiply/accumulate with parallel load
 - · TMU calculates a cosine
 - · FPU does multiply/accumulate with parallel load



5.5.1 Operational Current Consumption Graphs

The following graphs are a typical representation of the relationship between frequency and current consumption/power on the device. The Operational test from Table 5-1 was run across Frequency at V_{max} and high temperature. Actual results will vary based on the system implementation and conditions.




Figure 5-1. Operational Current Versus Frequency

INSTRUMENTS




Figure 5-2. Power Versus Frequency



5.5.2 Reducing Current Consumption

The F2837xS devices provide some methods to reduce the device current consumption:

- Any one of the four low-power modes—IDLE, STANDBY, HALT, and HIBERNATE—could be entered to reduce the current consumption even further during idle periods in the application.
- The flash module may be powered down if the code is run from RAM.
- Disable the pullups on pins that assume an output function.
- Each peripheral has an individual clock-enable bit (PCLKCRx). Reduced current consumption may be
 achieved by turning off the clock to any peripheral that is not used in a given application. Table 5-2
 indicates the typical current reduction that may be achieved by disabling the clocks using the
 PCLKCRx register.

Table 5-2. Typical Current Consumption by Various Peripherals (at 200 MHz)⁽¹⁾

| PERIPHERAL MODULE ⁽²⁾ | I _{DD} CURRENT REDUCTION (mA) |
|-------------------------------------|---|
| ADC ⁽³⁾ | 3.3 |
| CAN | 3.3 |
| CLA | 1.4 |
| CMPSS | 1.4 |
| CPUTIMER | 0.3 |
| DAC | 0.6 |
| DMA | 2.9 |
| eCAP | 0.6 |
| EMIF1 | 2.9 |
| EMIF2 | 2.6 |
| ePWM1 to ePWM4 ⁽⁴⁾ | 4.5 |
| ePWM5 to ePWM12 ⁽⁴⁾ | 1.7 |
| HRPWM ⁽⁴⁾ | 1.7 |
| I ² C | 1.3 |
| McBSP | 1.6 |
| SCI | 0.9 |
| SDFM | 2 |
| SPI | 0.5 |
| uPP | 7.3 |
| USB | 23.8 |

¹⁾ At V_{max} and 125°C.

⁽²⁾ All peripherals are disabled upon reset. Use the PCLKCRx register to individually enable peripherals. For peripherals with multiple instances, the current quoted is for a single module.

⁽³⁾ This number represents the current drawn by the digital portion of the ADC module.

⁽⁴⁾ The ePWM is at /2 of SYSCLK.



5.6 Thermal Resistance Characteristics

5.6.1 ZWT Package

| | <u> </u> | °C/W ⁽¹⁾ | AIR FLOW (Ifm) ⁽²⁾ |
|-------------------------------|---|---------------------|-------------------------------|
| RΘ _{JC} | Junction-to-case thermal resistance | 8.3 | N/A |
| RΘ _{JB} | Junction-to-board thermal resistance | 11.6 | N/A |
| RΘ _{JA} (High k PCB) | Junction-to-free air thermal resistance | 21.5 | 0 |
| | | 19.0 | 150 |
| RΘ _{JMA} | Junction-to-moving air thermal resistance | 17.8 | 250 |
| | | 16.5 | 500 |
| | | 0.2 | 0 |
| D-: | handler to made on ten | 0.3 | 150 |
| Psi _{JT} | Junction-to-package top | 0.4 | 250 |
| | | 0.5 | 500 |
| | | 11.4 | 0 |
| D-: | hunding to bound | 11.3 | 150 |
| Psi _{JB} | Junction-to-board | 11.2 | 250 |
| | | 11.0 | 500 |

- (1) These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC [RO_{JC}] value, which is based on a JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
- (2) Ifm = linear feet per minute

5.6.2 PTP Package

| | | °C/W ⁽¹⁾ | AIR FLOW (Ifm) ⁽²⁾ |
|-------------------------------|---|---------------------|-------------------------------|
| RΘ _{JC} | Junction-to-case thermal resistance | 6.97 | N/A |
| $R\Theta_{JB}$ | Junction-to-board thermal resistance | 6.05 | N/A |
| RΘ _{JA} (High k PCB) | Junction-to-free air thermal resistance | 17.8 | 0 |
| | | 12.8 | 150 |
| RΘ _{JMA} | Junction-to-moving air thermal resistance | 11.4 | 250 |
| | | 10.1 | 500 |
| | | 0.11 | 0 |
| Dei | lunction to neckage ton | 0.24 | 150 |
| Psi _{JT} | Junction-to-package top | 0.33 | 250 |
| | | 0.42 | 500 |
| | | 6.1 | 0 |
| D-: | lunction to be and | 5.5 | 150 |
| Psi _{JB} | Junction-to-board | 5.4 | 250 |
| | | 5.3 | 500 |

- (1) These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC [RO_{JC}] value, which is based on a JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
- 2) Ifm = linear feet per minute



5.6.3 PZP Package

| | | °C/W ⁽¹⁾ | AIR FLOW (Ifm) ⁽²⁾ |
|-------------------------------|---|---------------------|-------------------------------|
| $R\Theta_{JC}$ | Junction-to-case thermal resistance | 4.3 | N/A |
| RΘ _{JB} | Junction-to-board thermal resistance | 5.9 | N/A |
| RΘ _{JA} (High k PCB) | Junction-to-free air thermal resistance | 19.1 | 0 |
| | | 14.3 | 150 |
| RΘ _{JMA} | Junction-to-moving air thermal resistance | 12.8 | 250 |
| | | 11.4 | 500 |
| | | 0.03 | 0 |
| D-1 | harden to make a ter | 0.09 | 150 |
| Psi _{JT} | Junction-to-package top | 0.12 | 250 |
| | | 0.20 | 500 |
| | | 6.0 | 0 |
| D-1 | books to book | 5.5 | 150 |
| Psi _{JB} | Junction-to-board | 5.5 | 250 |
| | | 5.3 | 500 |

These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC $[R\Theta_{JC}]$ value, which is based on a JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
- JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
- (2) Ifm = linear feet per minute



5.7 System

5.7.1 Power Sequencing

An external power supply must be used to supply 3.3 V to V_{DDIO} , V_{DD3VFL} , V_{DDOSC} , and V_{DDA} and to provide 1.2 V to V_{DD} . The internal VREG is not supported; therefore, the VREGENZ pin must be tied high to 3.3 V.

The voltage on V_{DDIO} should be greater than V_{DD} or no less than 0.3 V below V_{DD} at all times. V_{DDIO} , V_{DD3VFL} , V_{DDOSC} , and V_{DDA} should be powered up together and be kept within 0.3 V of each other during operation. Before powering the device, no voltage larger than 0.3 V above V_{DDIO} should be applied to any digital pin, and no voltage larger than 0.3 V above V_{DDA} should be applied to any analog pin.

An internal power-on-reset (POR) circuit holds the device in reset and keeps the I/Os in a high-impedance state during power up. External supply voltage supervisors (SVS) can be used to monitor the voltage on the 3.3-V and 1.2-V rails and drive XRS low should supplies fall outside operational specifications.

5.7.2 Reset Timing

XRS is the Device Reset (in) and Watchdog Reset (out). The devices have a built-in POR circuit. During a power-on condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset.

This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the $\overline{\text{XRS}}$ pin is driven low for the watchdog reset duration of 512 OSCCLK cycles.

A resistor between $2.2~k\Omega$ and $10~k\Omega$ should be placed between \overline{XRS} and V_{DDIO} . A capacitor should be placed between \overline{XRS} and V_{SS} for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the \overline{XRS} pin to V_{OL} within 512 OSCCLK cycles when the watchdog reset is asserted.

Regardless of the source, a device reset causes the device to terminate execution. The program counter points to the address contained at the location 0x3F FFC0. When reset is deactivated, execution begins at the location designated by the program counter.

5.7.2.1 Reset Electrical Data and Timing

Table 5-3. Reset (XRS) Timing Requirements

| | | MIN MAX | UNIT |
|---------------------------|---------------------------------------|---------|------|
| t _{h(boot-mode)} | Hold time for boot-mode pins | 1.5 | ms |
| t _{w(RSL2)} | Pulse duration, XRS low on warm reset | 3.2 | μs |


Table 5-4. Reset (XRS) Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| PARAMETER | MIN TYP | MAX | UNIT |
|---|---------------------------|-----|--------|
| $t_{\text{w(RSL1)}} \qquad \qquad \text{Pulse duration, } \overline{\text{XRS}} \text{ driven low by device after supplies are stable}$ | 100 | | μs |
| $t_{w(WDRS)}$ Pulse duration, reset pulse generated by watchdog | 512t _{c(OSCCLK)} | | cycles |


Specifications





- A. The XRS pin can be driven externally by a supervisor or an external pullup resistor, see Table 4-1. On-chip POR logic will hold this pin low until the supplies are in a valid range.
- B. After reset, the boot ROM code samples Boot Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If boot ROM code executes after power-on conditions (in debugger environment), the boot code execution time is based on the current SYSCLK speed. The SYSCLK will be based on user environment and could be with or without PLL enabled.

Figure 5-3. Power-on Reset



A. After reset, the Boot ROM code samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLK speed. The SYSCLK will be based on user environment and could be with or without PLL enabled.

Figure 5-4. Warm Reset

5.7.3 Clock Specifications

5.7.3.1 Clock Sources

Table 5-5 lists four possible clock sources.

Table 5-5. Possible Reference Clock Sources

| CLOCK SOURCE | MODULES CLOCKED | COMMENTS |
|---------------------------|--|--|
| INTOSC1 ⁽¹⁾ | Can be used to provide clock for: Watchdog block Main phase-locked loop (PLL) CPU-Timer 2 | Internal oscillator 1. Zero-pin overhead 10-MHz internal oscillator. |
| INTOSC2 ⁽¹⁾⁽²⁾ | Can be used to provide clock for: Main PLL Auxiliary PLL CPU-Timer 2 | Internal oscillator 2. Zero-pin overhead 10-MHz internal oscillator. |
| XTAL ⁽¹⁾ | Can be used to provide clock for: Main PLL Auxiliary PLL CPU-Timer 2 | External crystal connected between X1 and X2 pins. On-chip crystal oscillator enables the use of external crystal/resonator to provide time base when connected to the device. |
| GPIO_AUXCLKIN | Can be used to provide clock for: Auxiliary PLL CPU-Timer 2 | Single-ended 3.3-V level clock source. GPIO133/AUXCLKIN pin should be used to provide the input clock. |

⁽¹⁾ For power savings, both zero pin internal oscillators and the XTAL oscillator can be individually powered down if they are not being used by the application.

⁽²⁾ On reset, internal oscillator 2 (INTOSC2) is the default clock source for both system PLL (OSCCLK) and auxiliary PLL (AUXOSCCLK).






Figure 5-5. Device Clocking

5.7.3.2 Clock Frequencies, Requirements, and Characteristics

This section provides the frequencies and timing requirements of the input clocks, PLL lock times, frequencies of the internal clocks, and the frequency and switching characteristics of the output clock.

5.7.3.2.1 Input Clock Frequency and Timing Requirements, PLL Lock Times

Table 5-6 shows the frequency requirements for the input clocks. Table 5-15 shows the crystal equivalent series resistance requirements. Table 5-8 and Table 5-9 show the timing requirements for the input clocks. Table 5-10 shows the PLL lock times for the Main PLL and the USB PLL.

Table 5-6. Input Clock Frequency

| | | MIN | MAX | UNIT |
|--------------------|--|-----|-----|------|
| f _(OSC) | Frequency, X1/X2, from external crystal or resonator | 10 | 20 | MHz |
| f _(OCI) | Frequency, X1, from external oscillator (PLL enabled) | 2 | 20 | MHz |
| f _(OCI) | Frequency, X1, from external oscillator (PLL disabled) | 2 | 100 | MHz |
| f _(XCI) | Frequency, AUXCLKIN, from external oscillator | 2 | 60 | MHz |

Table 5-7. X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | MIN | MAX | UNIT |
|--------------------|--------------------------------|-------------------------|-------------------------|------|
| X1 V _{IL} | Valid low-level input voltage | -0.3 | 0.3 * V _{DDIO} | V |
| X1 V _{IH} | Valid high-level input voltage | 0.7 * V _{DDIO} | $V_{DDIO} + 0.3$ | V |

Table 5-8. X1 Timing Requirements

| | | MIN | MAX | UNIT |
|---------------------|--|-----|-----|------|
| t _{f(OCI)} | Fall time, X1 | | 6 | ns |
| t _{r(OCI)} | Rise time, X1 | | 6 | ns |
| t _{w(OCL)} | Pulse duration, X1 low as a percentage of t _{c(OCI)} | 45% | 55% | |
| t _{w(OCH)} | Pulse duration, X1 high as a percentage of t _{c(OCI)} | 45% | 55% | |

Table 5-9. AUXCLKIN Timing Requirements

| | | MIN | MAX | UNIT |
|---------------------|--|-----|-----|------|
| t _{f(XCI)} | Fall time, AUXCLKIN | | 6 | ns |
| $t_{r(XCI)}$ | Rise time, AUXCLKIN | | 6 | ns |
| t _{w(XCL)} | Pulse duration, AUXCLKIN low as a percentage of t _{c(XCI)} | 45% | 55% | |
| t _{w(XCH)} | Pulse duration, AUXCLKIN high as a percentage of t _{c(XCI)} | 45% | 55% | |

Table 5-10. PLL Lock Times

| | | MIN | NOM | MAX | UNIT |
|--------------------|---|-------|-------------------------------------|-----|------|
| t _(PLL) | Lock time, Main PLL (X1, from external oscillator) | 50 µs | + 2500 * t _{c(OSCCLK)} (1) | | μs |
| t _(USB) | Lock time, USB PLL (AUXCLKIN, from external oscillator) | 50 µs | + 2500 * t _{c(OSCCLK)} (1) | | μs |

 Cycle count includes code execution of PLL initialization routine which could vary depending on compiler optimizations and flash wait states.

ADVANCE INFORMATION



5.7.3.2.2 Internal Clock Frequencies

Table 5-11 provides the clock frequencies for the internal clocks.

Table 5-11. Internal Clock Frequencies

| | | MIN | NOM | MAX | UNIT |
|--------------------------|---|-----|-----|-----|------|
| f _(SYSCLK) | Frequency, device (system) clock | 2 | | 200 | MHz |
| t _{c(SYSCLK)} | Period, device (system) clock | 5 | | 500 | ns |
| f _(PLLRAWCLK) | Frequency, system PLL output (before SYSCLK divider) | 120 | | 400 | MHz |
| f(AUXPLLRAWCLK) | Frequency, auxiliary PLL output (before AUXCLK divider) | 120 | | 400 | MHz |
| f _(AUX) | Frequency, AUXPLLCLK | | 60 | | MHz |
| f _(PLL) | Frequency, PLLSYSCLK | 2 | | 200 | MHz |
| f _(LSP) | Frequency, LSPCLK ⁽¹⁾ | 2 | | 200 | MHz |
| t _{c(LSPCLK)} | Period, LSPCLK | 5 | | 500 | ns |
| f _(INT) | Frequency, INTOSC1/2CLK | | 10 | | MHz |
| f _(EPWM) | Frequency, EPWMCLK ⁽²⁾ | | | 100 | MHz |
| f _(HRPWM) | Frequency, HRPWMCLK | 60 | | 100 | MHz |

⁽¹⁾ Lower LSPCLK will reduce device power consumption. The default at reset is SYSCLK/4.

5.7.3.2.3 Output Clock Frequency and Switching Characteristics

Table 5-12 provides the frequency of the output clock. Table 5-13 shows the switching characteristics of the output clock, XCLKOUT.

Table 5-12. Output Clock Frequency

| | | MIN | MAX | UNIT |
|--------------------|--------------------|-----|-----|------|
| f _(XCO) | Frequency, XCLKOUT | 2 | 50 | MHz |

Table 5-13. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)(1)(2)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | MIN | MAX | UNIT |
|----------------------|------------------------------|-------|-------|------|
| t _{f(XCO)} | Fall time, XCLKOUT | | 5 | ns |
| $t_{r(XCO)}$ | Rise time, XCLKOUT | | 5 | ns |
| $t_{w(XCOL)}$ | Pulse duration, XCLKOUT low | H – 2 | H + 2 | ns |
| t _{w(XCOH)} | Pulse duration, XCLKOUT high | H – 2 | H + 2 | ns |

⁽¹⁾ A load of 40 pF is assumed for these parameters.

⁽²⁾ For SYSCLK above 100 MHz, the EPWMCLK must be half of SYSCLK.

⁽²⁾ $H = 0.5t_{c(XCO)}$



5.7.3.3 Input Clocks and PLLs

In addition to the internal 0-pin oscillators, multiple external clock source options are available. Figure 5-6 shows the recommended methods of connecting crystals, resonators, and oscillators to pins X1/X2 and AUXCLKIN.




Figure 5-6. Connecting Input Clocks to a 2837xS Device



5.7.3.4 Crystal Oscillator

When using a quartz crystal, it may be necessary to include a damping resistor (R_D) in the crystal circuit to prevent over-driving the crystal (drive level can be found in the crystal data sheet). In higher-frequency applications (10 MHz or greater), R_D is generally not required. If a damping resistor is required, R_D should be as small as possible because the size of the resistance affects start-up time (smaller R_D = faster start-up time). It is recommended that the crystal manufacturer characterize the crystal with the application board.

Table 5-14. Crystal Oscillator Parameters

| | | MIN | MAX | UNIT |
|----------|---------------------------|-----|-----|------|
| CL1, CL2 | Load capacitance | 12 | 24 | pF |
| C0 | Crystal shunt capacitance | | 7 | pF |

Table 5-15. Crystal Equivalent Series Resistance (ESR) Requirements⁽¹⁾

| CRYSTAL FREQUENCY (MHz) | MAXIMUM ESR (Ω) (CL1 = CL2 = 12 pF) | MAXIMUM ESR (Ω) (CL1 = CL2 = 24 pF) |
|-------------------------|--|--|
| 10 | 55 | 110 |
| 12 | 50 | 95 |
| 14 | 50 | 90 |
| 16 | 45 | 75 |
| 18 | 45 | 65 |
| 20 | 45 | 50 |

⁽¹⁾ Crystal shunt capacitance (C0) should be less than or equal to 7 pF.

Table 5-16. Crystal Oscillator Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|---|-----|-----|-----|------|
| Start-up time ⁽¹⁾ | $f = 20$ MHz; ESR MAX = 50 Ω ; CL1 = CL2 = 24 pF, C0 = 7 pF | | 2 | | ms |

⁽¹⁾ Start-up time is dependent on the crystal and tank circuit components. It is recommended that the crystal vendor characterize the application with the chosen crystal.

Product Folder Links: TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S



5.7.3.5 Internal Oscillators

Table 5-17 provides the electrical characteristics of the two internal oscillators.

NOTE

This oscillator cannot be used as the PLL source if the PLLSYSCLK is configured to frequencies above 194 MHz.

Table 5-17. Internal Oscillator Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------|--|-----------------|-----|-------|-----|------|
| | Nominal frequency | | | 10 | | MHz |
| | Frequency accuracy at room temperature | 30°C | | ±0.1% | | |
| | Frequency accuracy across temperature | | | ±3% | | |
| toscst | Start-up and settling time | | | 22 | | μs |



5.7.4 Flash Parameters

Table 5-18. Minimum Required Flash Wait States at Different Frequencies

| CPUCLK (MHz) | FLASH WAIT STATES (MINIMUM REQUIRED RWAIT) |
|--------------|---|
| 151–200 | 3 |
| 101–150 | 2 |
| 51–100 | 1 |
| ≤50 | 0 |

Table 5-19. Flash Parameters at 200 MHz⁽¹⁾

| | PARAMETER | MIN | TYP | MAX | UNIT |
|-----------------------------|-----------------------------|-----|-----|------|------|
| Program Time ⁽²⁾ | 128 data bits + 16 ECC bits | | 40 | 300 | μs |
| | 8KW sector | | 90 | 180 | ms |
| | 32KW sector | | 360 | 720 | ms |
| Erase Time ⁽³⁾ | 8KW sector | | 25 | 50 | ms |
| at < 25 cycles | 32KW sector | | 30 | 55 | |
| Erase Time ⁽³⁾ | 8KW sector | | 105 | 4000 | ms |
| at 50k cycles | 32KW sector | | 110 | 4000 | |

- (1) The on-chip flash memory is in an erased state when the device is shipped from TI. As such, erasing the flash memory is not required prior to programming, when programming the device for the first time. However, the erase operation is needed on all subsequent programming operations.
- 2) Program time includes overhead of the Flash state machine but does not include the time to transfer the following into RAM:
 - Code that uses Flash API to program the Flash
 - · Flash API itself
 - Flash data to be programmed

In other words, the time indicated in this table is applicable after all the required code/data is available in the device RAM, ready for programming. Note that the transfer time will significantly vary depending on the speed of the emulator used. Program time calculation is based on programming 144 bits at a time at the specified operating frequency. Program time includes Program verify by the CPU. Note that the program time does not degrade with write/erase (W/E) cycling, but the erase time does. Erase time includes Erase verify by the CPU and does not involve any data transfer.

(3) Erase time includes Erase verify by the CPU.

Table 5-20. Flash/OTP Endurance

| | | MIN | TYP | MAX | UNIT |
|------------------|--|-------|-------|-----|--------|
| N _f | Flash endurance for the array (write/erase cycles) | 20000 | 50000 | | cycles |
| N _{OTP} | OTP endurance for the array (write cycles) | | | 1 | write |

Table 5-21. Flash Data Retention Duration

| | PARAMETER | TEST CONDITIONS | MIN N | IAX | UNIT |
|------------------------|-------------------------|---------------------|-------|-----|-------|
| t _{retention} | Data retention duration | $T_J = 85^{\circ}C$ | 20 | | years |

5.7.5 Emulation/JTAG

The JTAG port has five dedicated pins: \overline{TRST} , TMS, TDI, TDO, and TCK. The \overline{TRST} signal should always be pulled down via a 2.2-k Ω pulldown resistor on the board. This MCU does not support the EMU0 and EMU1 signals that are present on 14-pin and 20-pin emulation headers. These signals should always be pulled up at the emulation header through a pair of board pullup resistors ranging from 2.2 k Ω to 4.7 k Ω (depending on the drive strength of the debugger ports). Typically, a 2.2-k Ω value is used.

See Figure 5-7 to see how the 14-pin JTAG header connects to the MCU's JTAG port signals. Figure 5-8 shows how to connect to the 20-pin header. The 20-pin JTAG header terminals EMU2, EMU3, and EMU4 are not used and should be grounded.

The PD (Power Detect) terminal of the emulator header should be connected to the board 3.3-V supply. Header GND terminals should be connected to board ground. TDIS (Cable Disconnect Sense) should also be connected to board ground. The JTAG clock should be looped from the header TCK output terminal back to the RTCK input terminal of the header (to sense clock continuity by the emulator). Header terminal RESET is an open-drain output from the emulator header that enables board components to be reset via emulator commands (only available through the 20-pin header).

Typically, no buffers are needed on the JTAG signals when the distance between the MCU target and the JTAG header is smaller than 6 inches (15.24 cm), and no other devices are present on the JTAG chain. Otherwise, each signal should be buffered. Additionally, for most emulator operations at 10 MHz, no series resistors are needed on the JTAG signals. However, if high emulation speeds are expected (35 MHz or so), $22-\Omega$ resistors should be placed in series on each JTAG signal.

See the XDS Target Connection Guide for more information about JTAG emulation.




Figure 5-7. Connecting to the 14-Pin JTAG Header






Figure 5-8. Connecting to the 20-Pin JTAG Header

5.7.6 GPIO Electrical Data and Timing

5.7.6.1 GPIO - Output Timing

Table 5-22. General-Purpose Output Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | | MIN MAX | UNIT |
|---------------------|---------------------------------------|-----------|---------|------|
| t _{r(GPO)} | Rise time, GPIO switching low to high | All GPIOs | 8 | ns |
| t _{f(GPO)} | Fall time, GPIO switching high to low | All GPIOs | 8 | ns |
| t_{fGPO} | Toggling frequency, GPO pins | | 25 | MHz |




Figure 5-9. General-Purpose Output Timing

Product Folder Links: TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S




5.7.6.2 GPIO - Input Timing

Table 5-23. General-Purpose Input Timing Requirements

| | | | MIN MAX | UNIT |
|-------------------------|---------------------------------|----------------------|--|--------|
| t _{w(SP)} | Compling paried | QUALPRD = 0 | 1t _{c(SYSCLK)} | cycles |
| | Sampling period | QUALPRD ≠ 0 | 2t _{c(SYSCLK)} * QUALPRD | cycles |
| t _{w(IQSW)} | Input qualifier sampling window | | $t_{w(SP)} * (n^{(1)} - 1)$ | cycles |
| t _{w(GPI)} (2) | Pulse duration, GPIO low/high | Synchronous mode | 2t _{c(SYSCLK)} | cycles |
| | | With input qualifier | $t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SYSCLK)}$ | cycles |

- (1) "n" represents the number of qualification samples as defined by GPxQSELn register.
- (2) For $t_{w(GPI)}$, pulse width is measured from V_{IL} to V_{IL} for an active low signal and V_{IH} to V_{IH} for an active high signal.



- A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLK cycle. For any other value "n", the qualification sampling period in 2n SYSCLK cycles (that is, at every 2n SYSCLK cycles, the GPIO pin will be sampled).
- B. The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.
- C. The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is used.
- D. In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLK cycles or greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLK cycles. This would ensure 5 sampling periods for detection to occur. Because external signals are driven asynchronously, an 13-SYSCLK-wide pulse ensures reliable recognition.

Figure 5-10. Sampling Mode



5.7.6.3 Sampling Window Width for Input Signals

The following section summarizes the sampling window width for input signals for various input qualifier configurations.

Sampling frequency denotes how often a signal is sampled with respect to SYSCLK.

Sampling frequency = SYSCLK/(2 * QUALPRD), if QUALPRD ≠ 0

Sampling frequency = SYSCLK, if QUALPRD = 0

Sampling period = SYSCLK cycle x 2 x QUALPRD, if QUALPRD ≠ 0

In the above equations, SYSCLK cycle indicates the time period of SYSCLK.

Sampling period = SYSCLK cycle, if QUALPRD = 0

In a given sampling window, either 3 or 6 samples of the input signal are taken to determine the validity of the signal. This is determined by the value written to GPxQSELn register.

Case 1:

Qualification using 3 samples

Sampling window width = (SYSCLK cycle x 2 x QUALPRD) x 2, if QUALPRD ≠ 0

Sampling window width = (SYSCLK cycle) x 2, if QUALPRD = 0

Case 2:

Qualification using 6 samples

Sampling window width = (SYSCLK cycle x 2 x QUALPRD) x 5, if QUALPRD ≠ 0

Sampling window width = (SYSCLK cycle) x 5, if QUALPRD = 0




Figure 5-11. General-Purpose Input Timing



5.7.7 Interrupts

Figure 5-12 provides a high-level view of the interrupt architecture.

As shown in Figure 5-12, the devices support five external interrupts (XINT1 to XINT5) that can be mapped onto any of the GPIO pins.

In this device, 16 Expanded Peripheral Interrupt Expansion (ePIE) block interrupts are grouped into 1 CPU interrupt. In total, there are 12 CPU interrupt groups, with 16 interrupts per group.




Figure 5-12. External and ePIE Interrupt Sources



5.7.7.1 External Interrupt Electrical Data and Timing

Table 5-24. External Interrupt Timing Requirements (1)

| | | | MIN MAX | UNIT |
|---|-------------------------------------|--|-------------------------|--------|
| $t_{w(INT)}^{\ \ (2)}$ Pulse duration, INT input low/high | Dulas duration INIT input laur/high | Synchronous | 2t _{c(SYSCLK)} | cycles |
| | With qualifier | $t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SYSCLK)}$ | cycles | |

- (1) For an explanation of the input qualifier parameters, see Table 5-23.
- (2) This timing is applicable to any GPIO pin configured for ADCSOC functionality.

Table 5-25. External Interrupt Switching Characteristics (1)

| PARAMETER | MIN | MAX | UNIT |
|---|---------------------------------|---|--------|
| t _{d(INT)} Delay time, INT low/high to interrupt-vector fetch ⁽²⁾ | $t_{w(IQSW)} + 14t_{c(SYSCLK)}$ | $t_{w(IQSW)} + t_{w(SP)} + 14t_{c(SYSCLK)}$ | cycles |

- (1) For an explanation of the input qualifier parameters, see Table 5-23.
- (2) This assumes that the ISR is in a single-cycle memory.




Figure 5-13. External Interrupt Timing



5.7.8 Low-Power Modes

This device has three clock-gating low-power modes and a special power-gating mode.

Further details, as well as the entry and exit procedure, for all of the low-power modes can be found in the "Low Power Modes" section of the *TMS320F2837xS Delfino Microcontrollers Technical Reference Manual* (SPRUHX5).

5.7.8.1 Clock-Gating Low-Power Modes

IDLE, STANDBY, and HALT modes on this device are similar to those on other C28x devices. Table 5-26 describes the effect on the system when any of the clock-gating low-power modes are entered.

Table 5-26. Effect of Clock-Gating Low-Power Modes on the Device

| MODULES/ CLOCK DOMAIN | CPU1 IDLE | CPU1 STANDBY | HALT |
|---|-----------|--------------|--|
| CPU1.CLKIN | Active | Gated | Gated |
| CPU1.SYSCLK | Active | Gated | Gated |
| CPU1.CPUCLK | Gated | Gated | Gated |
| Clock to modules Connected to PERx.SYSCLK | Active | Gated | Gated |
| WD1CLK | Active | Active | Gated if CLKSRCCTL1.WDHALTI = 0 |
| WD2CLK | Active | Active | Gated |
| AUXPLLCLK | Active | Active | Gated |
| PLL | Powered | Powered | Powered-Down |
| INTOSC1 | Powered | Powered | Powered down if CLKSRCCTL1.WDHALTI = 0 |
| INTOSC2 | Powered | Powered | Powered down if CLKSRCCTL1.WDHALTI = 0 |
| Flash | Powered | Powered | Software-Controlled |
| X1,X2 OSC | Powered | Powered | Powered-Down |

5.7.8.2 Power-Gating Low-Power Modes

HIBERNATE mode is the lowest power mode on this device. It is a global low-power mode that gates the supply voltages to most of the system. HIBERNATE is essentially a controlled power-down with remote wakeup capability, and can be used to save power during long periods of inactivity. Table 5-27 describes the effects on the system when the HIBERNATE mode is entered.

Table 5-27. Effect of Power-Gating Low-Power Mode on the Device

| MODULES/POWER DOMAINS | HIBERNATE |
|---|--|
| M0 and M1 memories | Remain on with memory retention if LPMCR.M0M1MODE = 0x00 Are off when LPMCR.M0M1MODE = 0x01 |
| CPU1 digital peripherals | Powered down |
| Dx, LSx, GSx memories | Power down, memory contents are lost |
| IOs | On with output state preserved |
| Oscillators, PLL, analog peripherals, Flash | Enters Low-Power Mode |

Specifications



5.7.8.3 Low-Power Mode Wakeup Timing

Table 5-28 shows the IDLE mode timing requirements, Table 5-29 shows the switching characteristics, and Figure 5-14 shows the timing diagram for IDLE mode.

Table 5-28. IDLE Mode Timing Requirements⁽¹⁾

| | | | MIN MA | X UNIT |
|----------------------|--|-------------------------|--|----------|
| t _{w(WAKE)} | Dulas duration automal walls us signal | Without input qualifier | 2t _{c(SYSCLK)} | o volo o |
| | Pulse duration, external wakeup signal | With input qualifier | 1t _{c(SYSCLK)} + t _{w(IQSW)} | cycles |


⁽¹⁾ For an explanation of the input qualifier parameters, see Table 5-23.

Table 5-29. IDLE Mode Switching Characteristics (1)

over recommended operating conditions (unless otherwise noted)

| over recommended operating conditions (unless otherwise noted) | | | | | |
|--|--|----------------------------|-----------------------------------|--------|--|
| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT | |
| | Delay time, external wake signal to pro | ogram execution resume (2) | | | |
| | Wakeup from Flash | Without input qualifier | 40t _{c(SYSCLK)} | | |
| | Flash module in active state | With input qualifier | $40t_{c(SYSCLK)} + t_{w(WAKE)}$ | | |
| t _{d(WAKE-IDLE)} | Wakeup from Flash | Without input qualifier | 6700t _{c(SYSCLK)} | cycles | |
| | Flash module in sleep state | With input qualifier | $6700t_{c(SYSCLK)} + t_{w(WAKE)}$ | | |
| | | Without input qualifier | 25t _{c(SYSCLK)} | | |
| | Wakeup from SARAM | With input qualifier | $25t_{c(SYSCLK)} + t_{w(WAKE)}$ | | |

- (1) For an explanation of the input qualifier parameters, see Table 5-23.
- (2) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wakeup) signal involves additional latency.



A. WAKE can be any enabled interrupt, WDINT or XRS. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wakeup signal could be asserted.

Figure 5-14. IDLE Entry and Exit Timing Diagram



Table 5-30 shows the STANDBY mode timing requirements, Table 5-31 shows the switching characteristics, and Figure 5-15 shows the timing diagram for STANDBY mode.

Table 5-30. STANDBY Mode Timing Requirements

| | | | MIN MAX | UNIT |
|--------------------------|--------------------------|---|--|--------|
| | Pulse duration, external | Without input qualification | 3t _{c(OSCCLK)} | avalaa |
| ^t w(WAKE-INT) | wakeup signal | With input qualification ⁽¹⁾ | (2 + QUALSTDBY) * t _{c(OSCCLK)} | cycles |

⁽¹⁾ QUALSTDBY is a 6-bit field in the LPMCR register.

Table 5-31. STANDBY Mode Switching Characteristics

| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|---------------------------|---|-------------------------|---|--------|
| t _{d(IDLE-XCOS)} | Delay time, IDLE instruction executed to XCLKOUT stop | | 16t _{c(INTOSC1)} | cycles |
| | Delay time, external wake signal to program execution resume ⁽¹⁾ | | | |
| | Wakeup from flash | Without input qualifier | 175t _{c(SYSCLK)} | |
| | Flash module in active state | With input qualifier | $175t_{c(SYSCLK)} + t_{w(WAKE-INT)}$ | |
| t _{d(WAKE-STBY)} | Wakeup from flash | Without input qualifier | 6700t _{c(SYSCLK)} | cycles |
| | Flash module in sleep state | With input qualifier | $6700t_{c(SYSCLK)} + t_{w(WAKE-INT)}$ | |
| | | Without input qualifier | $3t_{c(OSC)} + 15t_{c(SYSCLK)}$ | |
| | Wakeup from SARAM | With input qualifier | $3t_{c(OSC)} + 15t_{c(SYSCLK)} + t_{w(WAKE-INT)}$ | |

⁽¹⁾ This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wakeup signal) involves additional latency.



www.ti.com

← (F) -(B) (D)(E) (G) **Device STANDBY** STANDBY **Normal Execution Status** Flushing Pipeline Wakeup Signal w(WAKE-INT) d(WAKE-STBY) X1/X2 or **XCLKIN XCLKOUT** t_{d(IDLE-XCOS)}

- A. IDLE instruction is executed to put the device into STANDBY mode.
- B. The LPM block responds to the STANDBY signal, SYSCLK is held for a maximum 16 INTOSC1 clock cycles before being turned off. This delay enables the CPU pipeline and any other pending operations to flush properly.
- C. Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in STANDBY mode. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wakeup signal could be asserted.
- D. The external wakeup signal is driven active.
- E. The wakeup signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement. Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wakeup behavior of the device will not be deterministic and the device may not exit low-power mode for subsequent wakeup pulses.
- F. After a latency period, the STANDBY mode is exited.
- G. Normal execution resumes. The device will respond to the interrupt (if enabled).

Figure 5-15. STANDBY Entry and Exit Timing Diagram



Table 5-32 shows the HALT mode timing requirements, Table 5-33 shows the switching characteristics, and Figure 5-16 shows the timing diagram for HALT mode.


Table 5-32. HALT Mode Timing Requirements

| | | MIN MA | XX UNIT |
|---------------------------|------------------------------------|------------------------------|---------|
| t _{w(WAKE-GPIO)} | Pulse duration, GPIO wakeup signal | $t_{oscst} + 2t_{c(OSCCLK)}$ | cycles |
| tw(WAKE-XRS) | Pulse duration, XRS wakeup signal | $t_{oscst} + 8t_{c(OSCCLK)}$ | cycles |

Table 5-33. HALT Mode Switching Characteristics

| | PARAMETER | MIN MAX | UNIT |
|----------------------------|---|-----------------------------|--------|
| t _{d(IDLE-XCOS)} | Delay time, IDLE instruction executed to XCLKOUT stop | 16t _{c(INTOSC1)} | cycles |
| | Delay time, external wake signal end to CPU1 program execution resume | | |
| t _d (WAKE-HALT) | Wakeup from flash Flash module in active state | 75t _{c(OSCCLK)} | cycles |
| "d(WARE-FIRET) | Wakeup from flash Flash module in sleep state | 17500t _{c(OSCCLK)} | |
| | Wakeup from SARAM | 75t _{c(OSCCLK)} | |





- IDLE instruction is executed to put the device into HALT mode.
- B. The LPM block responds to the HALT signal, SYSCLK is held for a maximum 16 INTOSC1 clock cycles before being turned off. This delay enables the CPU pipeline and any other pending operations to flush properly.
- C. Clocks to the peripherals are turned off and the PLL is shut down. If a quartz crystal or ceramic resonator is used as the clock source, the internal oscillator is shut down as well. The device is now in HALT mode and consumes very little power. It is possible to keep the zero-pin internal oscillators (INTOSC1 and INTOSC2) and the watchdog alive in HALT MODE. This is done by writing a 1 to CLKSRCCTL1.WDHALTI. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wakeup signal could be asserted.
- D. When the GPIOn pin (used to bring the device out of HALT) is driven low, the oscillator is turned on and the oscillator wakeup sequence is initiated. The GPIO pin should be driven high only after the oscillator has stabilized. This enables the provision of a clean clock signal during the PLL lock sequence. Because the falling edge of the GPIO pin asynchronously begins the wakeup procedure, care should be taken to maintain a low noise environment prior to entering and during HALT mode.
- E. The wakeup signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement. Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wakeup behavior of the device will not be deterministic and the device may not exit low-power mode for subsequent wakeup pulses.
- F. When CLKIN to the core is enabled, the device will respond to the interrupt (if enabled), after some latency. The HALT mode is now exited.
- G. Normal operation resumes.
- H. The user must relock the PLL upon HALT wakeup to ensure a stable PLL lock.

Figure 5-16. HALT Entry and Exit Timing Diagram



Table 5-34 shows the HIBERNATE mode timing requirements, Table 5-35 shows the switching characteristics, and Figure 5-17 shows the timing diagram for HIBERNATE mode.


Table 5-34. HIBERNATE Mode Timing Requirements

| | | MIN MAX | UNIT |
|-------------------------|-----------------------------------|---------|------|
| t _{w(HIBWAKE)} | Pulse duration, HIBWAKE signal | 40 | μs |
| t _{w(WAKEXRS)} | Pulse duration, XRS wakeup signal | 40 | μs |

Table 5-35. HIBERNATE Mode Switching Characteristics

| | PARAMETER | MIN MAX | UNIT |
|---------------------------|--|--------------------------|--------|
| t _{d(IDLE-XCOS)} | Delay time, IDLE instruction executed to XCLKOUT stop | 30t _{c(SYSCLK)} | cycles |
| | Delay time, external wake signal to loRestore function start | | |
| t _{d(WAKE-HIB)} | Wakeup from flash | 1.5 | ms |





- A. CPU1 does necessary application-specific context save to M0/M1 memories if required. This includes GPIO state if using I/O Isolation. Configures the LPMCR register of CPU1 for HIBERNATE mode. Powers down Flash Pump/Bank, USB-PHY, CMPSS, DAC, and ADC using their register configurations. The application should also power down the PLL and peripheral clocks before entering HIBERNATE.
- B. IDLE instruction is executed to put the device into HIBERNATE mode.
- C. The device is now in HIBERNATE mode. If configured, I/O isolation is turned on, M0 and M1 memories are retained. CPU1 is powered down. Digital peripherals are powered down. The oscillators, PLLs, analog peripherals, and Flash are in their software-controlled Low-Power modes. Dx, LSx, and GSx memories are also powered down, and their memory contents lost.
- D. A falling edge on the GPIOHIBWAKEn pin will drive the wakeup of the devices clock sources INTOSC1, INTOSC2, and X1/X2 OSC. The wakeup source must keep the GPIOHIBWAKEn pin low long enough to ensure full power-up of these clock sources.
- E. After the clock sources are powered up, the GPIOHIBWAKEn must be driven high to trigger the wakeup sequence of the remainder of the device.
- F. The BootROM will then begin to execute. The BootROM can distinguish a HIBERNATE wakeup by reading the CPU1.REC.HIBRESETn bit. After the OTP trims are loaded, the BootROM code will branch to the user-defined loRestore function if it has been configured.
- G. At this point, the device is out of HIBERNATE mode, and the application may continue.
- H. The loRestore function is a user-defined function where the application may reconfigure GPIO states, disable I/O isolation, reconfigure the PLL, restore peripheral configurations, or branch to application code. This is up to the application requirements.
- If the application has not branched to application code, the BootROM will continue after completing loRestore. It will disable I/O isolation automatically if it was not taken care of inside of loRestore.
- J. BootROM will then boot as determined by the HIBBOOTMODE register. Refer to the "ROM Code and Peripheral Booting" chapter of the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5) for more information.

Figure 5-17. HIBERNATE Entry and Exit Timing Diagram

NOTE

- If the IORESTOREADDR is configured as the default value, the BootROM will continue
 its execution to boot as determined by the HIBBOOTMODE register. Refer to the "ROM
 Code and Peripheral Booting" chapter of the TMS320F2837xS Delfino Microcontrollers
 Technical Reference Manual (SPRUHX5) for more information.
- The user may choose to disable I/O Isolation at any point in the IoRestore function.
 Regardless if the user has disabled Isolation in the IoRestore function or if IoRestore is
 not defined, the BootROM will automatically disable isolation before booting as
 determined by the HIBBOOTMODE register.

5.7.9 External Memory Interface (EMIF)

The EMIF provides a means of connecting the CPU to various external storage devices like asynchronous memories (SRAM, NOR flash) or synchronous memory (SDRAM).

5.7.9.1 Asynchronous Memory Support

The EMIF supports asynchronous memories:

- SRAMs
- NOR Flash memories

There is an external wait input that allows slower asynchronous memories to extend the memory access. The EMIF module supports up to three chip selects (EMIF_CS[4:2]). Each chip select has the following individually programmable attributes:

- Data bus width
- Read cycle timings: setup, hold, strobe
- · Write cycle timings: setup, hold, strobe
- Bus turnaround time
- Extended wait option with programmable timeout
- Select strobe option

5.7.9.2 Synchronous DRAM Support

The EMIF memory controller is compliant with the JESD21-C SDR SDRAMs that use a 32-bit or 16-bit data bus. The EMIF has a single SDRAM chip select (EMIF_CS[0]).

The address space of the EMIF, for the synchronous memory (SDRAM), lies beyond the 22-bit range of the program address bus and can only be accessed through the data bus, which places a restriction on the C compiler being able to work effectively on data in this space. Therefore, when using SDRAM, the user is advised to copy data (using the DMA) from external memory to RAM before working on it. See the examples in controlSUITE™ (CONTROLSUITE) and the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5).

SDRAM configurations supported are:

- One-bank, two-bank, and four-bank SDRAM devices
- Devices with 8, 9, 10, and 11 column addresses
- · CAS latency of two or three clock cycles
- 16-bit/32-bit data bus width
- 3.3-V LVCMOS interface

Additionally, the EMIF supports placing the SDRAM in self-refresh and power-down modes. Self-refresh mode allows the SDRAM to be put in a low-power state while still retaining memory contents because the SDRAM will continue to refresh itself even without clocks from the microcontroller. Power-down mode achieves even lower power, except the microcontroller must periodically wake up and issue refreshes if data retention is required. Note that the EMIF module does not support mobile SDRAM devices.



5.7.9.3 EMIF Electrical Data and Timing

5.7.9.3.1 Asynchronous RAM

Table 5-36. EMIF Asynchronous Memory Timing Requirements

| NO. | | | MIN MAX | UNIT | |
|-----|-------------------------------|---|---------------|------|--|
| | Reads and Writes | | | | |
| | E | EMIF clock period | SYSCLK period | ns | |
| 2 | t _{w(EM_WAIT)} | Pulse duration, EMxWAIT assertion and deassertion | 2E | ns | |
| | | Reads | | | |
| 12 | t _{su(EMDV-EMOEH)} | Setup time, EMxD[y:0] valid before EMxOE high | 15 | ns | |
| 13 | t _{h(EMOEH-EMDIV)} | Hold time, EMxD[y:0] valid after EMxOE high | 0 | ns | |
| 14 | t _{su(EMOEL-EMWAIT)} | Setup Time, EMxWAIT asserted before end of Strobe Phase (1) | 4E | ns | |
| | Writes | | | | |
| 28 | t _{su(EMWEL-EMWAIT)} | Setup Time, EMxWAIT asserted before end of Strobe Phase (1) | 4E | ns | |

⁽¹⁾ Setup before end of STROBE phase (if no extended wait states are inserted) by which EMxWAIT must be asserted to add extended wait states. Figure 5-19 and Figure 5-21 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

Table 5-37. EMIF Asynchronous Memory Switching Characteristics (1)(2)(3)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|------------------------------|--|--------------------------------|--------------------------------|------|
| | | Reads and V | Vrites | | |
| 1 | t _{d(TURNAROUND)} | Turn around time | (TA)*E-3 | (TA)*E+2 | ns |
| | Reads | | | | |
| | | EMIF read cycle time (EW = 0) | (RS+RST+RH+2)*E-3 | (RS+RST+RH+2)*E+2 | ns |
| 3 | t _{c(EMRCYCLE)} | EMIF read cycle time (EW = 1) | (RS+RST+RH+2+ (EWC*16))*E-3 | (RS+RST+RH+2+ (EWC*16))*E+2 | ns |
| 4 | | Output setup time, EMxCS[y:2] low to EMxOE low (SS = 0) | (RS)*E-3 | (RS)*E+2 | ns |
| 4 | t _{su(EMCEL-EMOEL)} | Output setup time, EMxCS[y:2] low to EMxOE low (SS = 1) | -3 | 2 | ns |
| 5 | | Output hold time, EMxOE high to EMxCS[y:2] high (SS = 0) | (RH)*E-3 | (RH)*E | ns |
| Э | t _h (EMOEH-EMCEH) | Output hold time, EMxOE high to EMxCS[y:2] high (SS = 1) | -3 | 0 | ns |
| 6 | t _{su(EMBAV-EMOEL)} | Output setup time, EMxBA[y:0] valid to EMxOE low | (RS)*E-3 | (RS)*E+2 | ns |
| 7 | t _{h(EMOEH-EMBAIV)} | Output hold time, EMxOE high to EMxBA[y:0] invalid | (RH)*E-3 | (RH)*E | ns |
| 8 | t _{su(EMAV-EMOEL)} | Output setup time, EMxA[y:0] valid to EMxOE low | (RS)*E-3 | (RS)*E+2 | ns |
| 9 | t _{h(EMOEH-EMAIV)} | Output hold time, EMxOE high to EMxA[y:0] invalid | (RH)*E-3 | (RH)*E | ns |

⁽¹⁾ TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Bank and Asynchronous Wait Cycle Configuration Registers. These support the following ranges of values: TA[4–1], RS[16–1], RST[64–4], RH[8–1], WS[16–1], WS[16–1], WH[8–1], and MEWC[1–256]. See the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5) for more information.

⁽²⁾ E = EMxCLK period in ns.

⁽³⁾ EWC = external wait cycles determined by EMxWAIT input signal. EWC supports the following range of values. EWC[256–1]. Note that the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register. See the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5) for more information.



Table 5-37. EMIF Asynchronous Memory Switching Characteristics⁽¹⁾⁽²⁾⁽³⁾ (continued)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|------|-------------------------------|---|--------------------------------|--------------------------------|------|
| 1101 | | EMxOE active low width (EW = 0) | (RST)*E-1 | (RST)*E+1 | ns |
| 10 | t _{w(EMOEL)} | EMxOE active low width (EW = 1) | (RST+(EWC*16))*E-1 | (RST+(EWC*16))*E+1 | ns |
| 11 | t _{d(EMWAITH-EMOEH)} | Delay time from EMxWAIT deasserted to EMxOE high | 3E+8 | 4E+10 | ns |
| 29 | t _{su(EMDQMV-EMOEL)} | Output setup time, EMxDQM[y:0] valid to EMxOE low | (RS)*E-3 | (RS)*E+2 | ns |
| 30 | t _{h(EMOEH-EMDQMIV)} | Output hold time, EMxOE high to EMxDQM[y:0] invalid | (RH)*E-3 | (RH)*E | ns |
| | | Writes | 3 | | |
| | | EMIF write cycle time (EW = 0) | (WS+WST+WH+2)*E-3 | (WS+WST+WH+2)*E+1 | ns |
| 15 | t _{c(EMWCYCLE)} | EMIF write cycle time (EW = 1) | (WS+WST+WH+2+ (EWC*16))*E-3 | (WS+WST+WH+2+ (EWC*16))*E+1 | ns |
| 40 | | Output setup time, $\overline{EMxCS[y:2]}$ low to \overline{EMxWE} low (SS = 0) | (WS)*E-3 | (WS)*E+1 | ns |
| 16 | t _{su} (EMCEL-EMWEL) | Output setup time, EMxCS[y:2] low to EMxWE low (SS = 1) | -3 | 1 | ns |
| 47 | | Output hold time, EMxWE high to EMxCS[y:2] high (SS = 0) | (WH)*E-3 | (WH)*E | ns |
| 17 | t _h (EMWEH-EMCEH) | Output hold time, EMxWE high to EMxCS[y:2] high (SS = 1) | -3 | 0 | ns |
| 18 | t _{su(EMDQMV-EMWEL)} | Output setup time, EMxDQM[y:0] valid to EMxWE low | (WS)*E-3 | (WS)*E+1 | ns |
| 19 | t _{h(EMWEH-EMDQMIV)} | Output hold time, EMxWE high to EMxDQM[y:0] invalid | (WH)*E-3 | (WH)*E | ns |
| 20 | t _{su(EMBAV-EMWEL)} | Output setup time, EMxBA[y:0] valid to EMxWE low | (WS)*E-3 | (WS)*E+1 | ns |
| 21 | t _{h(EMWEH-EMBAIV)} | Output hold time, EMxWE high to EMxBA[y:0] invalid | (WH)*E-3 | (WH)*E | ns |
| 22 | t _{su(EMAV-EMWEL)} | Output setup time, EMxA[y:0] valid to EMxWE low | (WS)*E-3 | (WS)*E+1 | ns |
| 23 | t _{h(EMWEH-EMAIV)} | Output hold time, EMxWE high to EMxA[y:0] invalid | (WH)*E-3 | (WH)*E | ns |
| 24 | | EMxWE active low width (EW = 0) | (WST)*E-1 | (WST)*E+1 | ns |
| 24 | t _w (EMWEL) | EMxWE active low width (EW = 1) | (WST+(EWC*16))*E-1 | (WST+(EWC*16))*E+1 | ns |
| 25 | t _{d(EMWAITH-EMWEH)} | Delay time from EMxWAIT deasserted to EMxWE high | 3E+8 | 4E+10 | ns |
| 26 | t _{su(EMDV-EMWEL)} | Output setup time, EMxD[y:0] valid to EMxWE low | (WS)*E-3 | (WS)*E+1 | ns |
| 27 | t _{h(EMWEH-EMDIV)} | Output hold time, EMxWE high to EMxD[y:0] invalid | (WH)*E-3 | (WH)*E | ns |






Figure 5-18. Asynchronous Memory Read Timing




Figure 5-19. EMxWAIT Read Timing Requirements




Figure 5-20. Asynchronous Memory Write Timing




Figure 5-21. EMxWAIT Write Timing Requirements



5.7.9.3.2 Synchronous RAM

Table 5-38. EMIF Synchronous Memory Timing Requirements

| NO. | | MIN | MAX | UNIT |
|-----|---|-----|-----|------|
| 19 | t _{su(EMIFDV-EM_CLKH)} Input setup time, read data valid on EMxD[y:0] before EMxCLK rising | 2 | | ns |
| 20 | t _{h(CLKH-DIV)} Input hold time, read data valid on EMxD[y:0] after EMxCLK rising | 1.5 | | ns |

Table 5-39. EMIF Synchronous Memory Switching Characteristics

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|-----------------------------|---|-----|-----|------|
| 1 | t _{c(CLK)} | Cycle time, EMIF clock EMxCLK | 10 | | ns |
| 2 | t _{w(CLK)} | Pulse width, EMIF clock EMxCLK high or low | 3 | | ns |
| 3 | t _{d(CLKH-CSV)} | Delay time, EMxCLK rising to EMxCS[y:2] valid | | 8 | ns |
| 4 | t _{oh(CLKH-CSIV)} | Output hold time, EMxCLK rising to EMxCS[y:2] invalid | 1 | | ns |
| 5 | t _{d(CLKH-DQMV)} | Delay time, EMxCLK rising to EMxDQM[y:0] valid | | 8 | ns |
| 6 | t _{oh(CLKH-DQMIV)} | Output hold time, EMxCLK rising to EMxDQM[y:0] invalid | 1 | | ns |
| 7 | t _{d(CLKH-AV)} | Delay time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] valid | | 8 | ns |
| 8 | t _{oh(CLKH-AIV)} | Output hold time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] invalid | 1 | | ns |
| 9 | t _{d(CLKH-DV)} | Delay time, EMxCLK rising to EMxD[y:0] valid | | 8 | ns |
| 10 | t _{oh(CLKH-DIV)} | Output hold time, EMxCLK rising to EMxD[y:0] invalid | 1 | | ns |
| 11 | t _{d(CLKH-RASV)} | Delay time, EMxCLK rising to EMxRAS valid | | 8 | ns |
| 12 | toh(CLKH-RASIV) | Output hold time, EMxCLK rising to EMxRAS invalid | 1 | | ns |
| 13 | t _{d(CLKH-CASV)} | Delay time, EMxCLK rising to EMxCAS valid | | 8 | ns |
| 14 | t _{oh(CLKH-CASIV)} | Output hold time, EMxCLK rising to EMxCAS invalid | 1 | | ns |
| 15 | t _{d(CLKH-WEV)} | Delay time, EMxCLK rising to EMxWE valid | | 8 | ns |
| 16 | t _{oh(CLKH-WEIV)} | Output hold time, EMxCLK rising to EMxWE invalid | 1 | | ns |
| 17 | t _{d(CLKH-DHZ)} | Delay time, EMxCLK rising to EMxD[y:0] tri-stated | | 8 | ns |
| 18 | t _{oh(CLKH-DLZ)} | Output hold time, EMxCLK rising to EMxD[y:0] driving | 1 | | ns |




Figure 5-22. Basic SDRAM Read Operation




Figure 5-23. Basic SDRAM Write Operation

5.8 **Analog Peripherals**

NOTE

For the actual number of each peripheral on a specific device, see Table 3-1.

The analog subsystem consists of:

- Four ADCs with selectable resolution of 16 bits or 12 bits
- Up to eight comparator subsystems, each containing two 12-bit reference DACs, two comparators, and a digital deglitching filter
- Three 12-bit buffered output DACs

Figure 5-24 shows the Analog Subsystem Block Diagram for the 337-ball ZWT package. Figure 5-25 shows the Analog Subsystem Block Diagram for the 176-pin PTP package. Figure 5-26 shows the Analog Subsystem Block Diagram for the 100-pin PZP package.

NSTRUMENTS

CTRIP6L

CTRIP7H

CTRIP7L

CTRIP8H

CTRIP8L

CTRIPOUT7L

CTRIPOUT8H

CTRIPOUT8L

CTRIPOLIT7H

Comparator Subsystem 7

Comparator Subsystem 8

DAC12

DAC12

DAC12

DAC12

Digital

Filter

Digital

Filter

Digital

CTRIPOUT6L




Figure 5-24. Analog Subsystem Block Diagram (337-Ball ZWT)

REFHI

ADC-D

or 12-bits

(selectable)

RFFI O

0

CMPIN6N €

CMPIN7P ●

CMPIN7N

CMPIN8P

CMPIN8N

VREFLOC

VREFHID

ADCIND5

VREFLOD • VREFLOD •

VREFLOD

CMPIN7P/ADCIND0

CMPIN8P/ADCIND2

CMPIN8N/ADCIND3 ADCIND4




Figure 5-25. Analog Subsystem Block Diagram (176-Pin PTP)






Figure 5-26. Analog Subsystem Block Diagram (100-Pin PZP)



5.8.1 Analog-to-Digital Converter (ADC)

The ADCs on this device are successive approximation (SAR) style ADCs with selectable resolution of either 16 bits or 12 bits. There are multiple ADC modules which allow simultaneous sampling. The ADC wrapper is start-of-conversion (SOC) based [see the "SOC Principle of Operation" section of the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5)].

Each ADC has the following features:

- Selectable resolution of 16 bits or 12 bits
- Ratiometric external reference set by V_{REFHI} and V_{REFLO}
- Differential signal conversions (16-bit mode only)
- Single-ended signal conversions (12-bit mode only)
- Input multiplexer with up to 16 channels (single-ended) or 8 channels (differential)
- 16 configurable SOCs
- 16 individually addressable result registers
- Multiple trigger sources
 - Software immediate start
 - All ePWMs
 - GPIO XINT2
 - CPU timers
 - ADCINT1 or 2
- Four flexible PIE interrupts
- Burst mode
- · Four post-processing blocks, each with:
 - Saturating offset calibration
 - Error from setpoint calculation
 - High, low, and zero-crossing compare, with interrupt and ePWM trip capability
 - Trigger-to-sample delay capture




Figure 5-27. ADC Module Block Diagram



5.8.1.1 ADC Electrical Data and Timing

Table 5-40. ADC Operating Conditions (16-Bit Differential Mode)

over recommended operating conditions (unless otherwise noted)

| | MIN | TYP | MAX | UNIT |
|--|-------------------------|------------|------------------|--------|
| Input clock | 5 | | 50 | MHz |
| Sample window duration | 320 | | | ns |
| Sample window duration | 1 | | | ADCCLK |
| Conversion range | V_{REFLO} | | V_{REFHI} | V |
| V _{REFHI} | 2.4 | 2.5 or 3.0 | V_{DDA} | V |
| V _{REFLO} | V_{SSA} | 0 | V_{SSA} | V |
| Input common mode voltage ⁽¹⁾ | V _{REFCM} - 50 | | $V_{REFCM} + 50$ | mV |

⁽¹⁾ $V_{REFCM} = (V_{REFHI} + V_{REFLO})/2$

Table 5-41. ADC Characteristics (16-Bit Differential Mode)

over recommended operating conditions (unless otherwise noted)(1)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|------|-------|-----|---------|
| ADC conversion cycles (2) | | 29.6 | | 31 | ADCCLKs |
| Power-up time | | | | 500 | μs |
| Gain error | | -64 | ±9 | 64 | LSBs |
| Offset error ⁽³⁾ | | -16 | ±9 | 16 | LSBs |
| Channel-to-channel gain error | | | ±6 | | LSBs |
| Channel-to-channel offset error | | | ±3 | | LSBs |
| ADC-to-ADC gain error | Identical V _{REFHI} and V _{REFLO} for all ADCs | | TBD | | LSBs |
| ADC-to-ADC offset error | Identical V _{REFHI} and V _{REFLO} for all ADCs | | TBD | | LSBs |
| DNL ⁽⁴⁾ | | > -1 | ±0.5 | 1 | LSBs |
| INL | | -3 | ±1.5 | 3 | LSBs |
| SNR | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 10 \text{ kHz}^{(5)}$ | | 86.9 | | dB |
| THD | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 10 \text{ kHz}^{(5)}$ | | -93.5 | | dB |
| SFDR | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 10 \text{ kHz}^{(5)}$ | | 95.4 | | dB |
| SINAD | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 10 \text{ kHz}^{(5)}$ | | 86.6 | | dB |
| ENOB | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 10 \text{ kHz}^{(5)}$ | | 14.1 | | bits |
| PSRR | V _{DDA} = 3.3-V DC + 200 mV Sine at 1 kHz | | 77 | | dB |
| PSRR | V _{DDA} = 3.3-V DC + 200 mV Sine at 800 kHz | | 74 | | dB |
| ADC-to-ADC isolation (synchronous) (6) (7) | | · | ±4 | | LSBs |
| ADC-to-ADC isolation (asynchronous) (6)(8) | | | TBD | | LSBs |

Typical values are measured with V_{REFHI} = 2.5 V and V_{REFLO} = 0 V. Minimum and Maximum values are tested or characterized with V_{REFHI} = 2.5 V and V_{REFLO} = 0 V.

- (3) Difference from conversion result 32768 when ADCINp = ADCINn = V_{REFCM}.
- No missing codes.

- (6) Code deviation due to operation of multiple ADCs simultaneously.
- (7) All ADCs operating with identical ADCCLK, S+H duration, and triggers.
- 8) All ADCs operating with heterogenous ADCCLK, S+H duration, or triggers.

Specifications

⁽²⁾ See Section 5.8.1.1.2.

⁽⁵⁾ AC parameters will be impacted by clock source accuracy and jitter, this should be taken into account when selecting the clock source for the system. The clock source used for these parameters was a high-accuracy external clock fed through the PLL. The on-chip Internal Oscillator has higher jitter than an external crystal and these parameters will degrade if it is used as a clock source.



Table 5-42. ADC Operating Conditions (12-Bit Single-Ended Mode)

over recommended operating conditions (unless otherwise noted)

| | MIN | TYP | MAX | UNIT |
|------------------------|-------------|------------|-------------|--------|
| Input clock | 5 | | 50 | MHz |
| Comple window duration | 75 | | | ns |
| Sample window duration | 1 | | | ADCCLK |
| Conversion range | V_{REFLO} | | V_{REFHI} | V |
| V _{REFHI} | 2.4 | 2.5 or 3.0 | V_{DDA} | V |
| V _{REFLO} | V_{SSA} | 0 | V_{SSA} | V |

Table 5-43. ADC Characteristics (12-Bit Single-Ended Mode)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|------|-------|-----|---------|
| ADC conversion cycles (2) | | 10.1 | | 11 | ADCCLKs |
| Power-up time | | | | 500 | μs |
| Gain error | | -8 | ±6 | 8 | LSBs |
| Offset error | | -4 | ±2 | 4 | LSBs |
| Channel-to-channel gain error | | | ±4 | | LSBs |
| Channel-to-channel offset error | | | ±2 | | LSBs |
| ADC-to-ADC gain error | Identical V _{REFHI} and V _{REFLO} for all ADCs | | TBD | | LSBs |
| ADC-to-ADC offset error | Identical V _{REFHI} and V _{REFLO} for all ADCs | | TBD | | LSBs |
| DNL ⁽³⁾ | | > -1 | ±0.5 | 1 | LSBs |
| INL | | -2 | ±1.0 | 2 | LSBs |
| SNR | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 100 \text{ kHz}^{(4)}$ | | 67.8 | | dB |
| THD | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 100 \text{ kHz}^{(4)}$ | | -78.4 | | dB |
| SFDR | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 100 \text{ kHz}^{(4)}$ | | 79.2 | | dB |
| SINAD | V _{REFHI} = 2.5 V, f _{in} = 100 kHz ⁽⁴⁾ | | 67.7 | | dB |
| ENOB | $V_{REFHI} = 2.5 \text{ V}, f_{in} = 100 \text{ kHz}^{(4)}$ | | 11.0 | | bits |
| PSRR | V _{DDA} = 3.3-V DC + 200 mV Sine at 1 kHz | | 60 | | dB |
| PSRR | V _{DDA} = 3.3-V DC + 200 mV Sine at 800 kHz | | 57 | | dB |
| ADC-to-ADC isolation (synchronous) ⁽⁵⁾⁽⁶⁾ | | | ±1 | | LSBs |
| ADC-to-ADC isolation (asynchronous) (5)(7) | | | TBD | | LSBs |

⁽¹⁾ Typical values are measured with $V_{REFHI} = 2.5 \text{ V}$ and $V_{REFLO} = 0 \text{ V}$. Minimum and Maximum values are tested or characterized with $V_{REFHI} = 2.5 \text{ V}$ and $V_{REFLO} = 0 \text{ V}$.

⁽²⁾ See Section 5.8.1.1.2.

⁽³⁾ No missing codes.

⁽⁴⁾ AC parameters will be impacted by clock source accuracy and jitter, this should be taken into account when selecting the clock source for the system. The clock source used for these parameters was a high-accuracy external clock fed through the PLL. The on-chip Internal Oscillator has higher jitter than an external crystal and these parameters will degrade if it is used as a clock source.

⁽⁵⁾ Code deviation due to operation of multiple ADCs simultaneously.

⁶⁾ All ADCs operating with identical ADCCLK, S+H duration, and triggers.

⁽⁷⁾ All ADCs operating with heterogenous ADCCLK, S+H duration, or triggers.

5.8.1.1.1 ADC Input Models

NOTE

ADC channels ADCINA0, ADCINA1, and ADCINB0 have a 50-k Ω pulldown resistor to V_{SSA}.

For single-ended operation, the ADC input characteristics are given by Table 5-44 and Figure 5-28.

Table 5-44. Single-Ended Input Model Parameters

| | DESCRIPTION | VALUE (12-BIT MODE) |
|-----------------|-----------------------------|---------------------|
| Cp | Parasitic input capacitance | See Table 5-46 |
| R _{on} | Sampling switch resistance | 425 Ω |
| C _h | Sampling capacitor | 14.5 pF |
| R _s | Nominal source impedance | 50 Ω |




Figure 5-28. Single-Ended Input Model

For differential operation, the ADC input characteristics are given by Table 5-45 and Figure 5-29.

Table 5-45. Differential Input Model Parameters

| | DESCRIPTION | VALUE (16-BIT MODE) |
|-----------------|-----------------------------|---------------------|
| C_p | Parasitic input capacitance | See Table 5-46 |
| R _{on} | Sampling switch resistance | 700 Ω |
| C _h | Sampling capacitor | 16.5 pF |
| R _s | Nominal source impedance | 50 Ω |




Figure 5-29. Differential Input Model



Table 5-46 shows the parasitic capacitance on each channel. Also note that enabling a comparator will add approximately 1.4 pF of capacitance on positive comparator inputs and 2.5 pF of capacitance on negative comparator inputs.

Table 5-46. Per-Channel Parasitic Capacitance

| ADC CHANNEL | C _p (pF) | | | |
|-------------|---------------------|--------------------|--|--|
| ADC CHANNEL | COMPARATOR DISABLED | COMPARATOR ENABLED | | |
| ADCINA0 | 12.9 | N/A | | |
| ADCINA1 | 10.3 | N/A | | |
| ADCINA2 | 5.9 | 7.3 | | |
| ADCINA3 | 6.3 | 8.8 | | |
| ADCINA4 | 5.9 | 7.3 | | |
| ADCINA5 | 6.3 | 8.8 | | |
| ADCINB0 | 117.0 | N/A | | |
| ADCINB1 | 10.6 | N/A | | |
| ADCINB2 | 5.9 | 7.3 | | |
| ADCINB3 | 6.2 | 8.7 | | |
| ADCINB4 | 5.2 | N/A | | |
| ADCINB5 | 5.1 | N/A | | |
| ADCINC2 | 5.5 | 6.9 | | |
| ADCINC3 | 5.8 | 8.3 | | |
| ADCINC4 | 5.0 | 6.4 | | |
| ADCINC5 | 5.3 | 7.8 | | |
| ADCIND0 | 5.3 | 6.7 | | |
| ADCIND1 | 5.7 | 8.2 | | |
| ADCIND2 | 5.3 | 6.7 | | |
| ADCIND3 | 5.6 | 8.1 | | |
| ADCIND4 | 4.3 | N/A | | |
| ADCIND5 | 4.3 | N/A | | |
| ADCIN14 | 8.6 | 10.0 | | |
| ADCIN15 | 9.0 | 11.5 | | |

These input models should be used along with actual signal source impedance to determine the acquisition window duration. See the "Choosing an Acquisition Window Duration" section of the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5) for more information.

The user should analyze the ADC input setting assuming worst-case initial conditions on C_h . This will require assuming that C_h could start the S+H window completely charged to V_{REFHI} or completely discharged to V_{REFLO} . When the ADC transitions from an odd-numbered channel to an even-numbered channel, or vice-versa, the actual initial voltage on C_h will be close to being completely discharged to V_{REFLO} . For other transitions, the actually initial voltage on C_h will be close to the voltage of the previously converted channel.

5.8.1.1.2 ADC Timing Diagrams

Figure 5-30 through Figure 5-33 show the ADC conversion timings for two SOCs given the following assumptions:

- SOC0 and SOC1 are configured to use the same trigger.
- No other SOCs are converting or pending when the trigger occurs.
- The round robin pointer is in a state that causes SOC0 to convert first.
- ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag
 propagates through to the CPU to cause an interrupt is determined by the configurations in the PIE
 module).

The following parameters are identified in the timing diagrams:

- The parameter t_{SH} is the duration of the S+H window. At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by (ACQPS + 1) SYSCLK cycles. ACQPS can be configured individually for each SOC, so t_{SH} will not necessarily be the same for different SOCs.
- The parameter t_{LAT} is the time from the end of the S+H window until the ADC conversion results latch in the ADCRESULTx register. If the ADCRESULTx register is read before this time, the previous conversion results will be returned.
- The parameter t_{EOC} is the time from the end of the S+H window until the next ADC conversion S+H window can begin. In 16-bit mode, this will coincide with the latching of the conversion results, while in 12-bit mode, the subsequent sample can start before the conversion results are latched.
- The parameter t_{INT} is the time from the end of the S+H window until an ADCINT flag is set (if configured). If the INTPULSEPOS bit in the ADCCTL1 register is set, this will coincide with the conversion results being latched into the result register. If the bit is cleared, this will coincide with the end of the S+H window.

Table 5-47. ADC Timings in 12-Bit Mode (SYSCLK Cycles)

| ADCCTL2.PRESCALE | PRESCALE RATIO | t _{EOC} | t _{LAT} | t _{INT} (EARLY) | t _{INT} (LATE) | ADC CONVERSION CYCLES (ADCCLKs) |
|------------------|----------------|------------------|------------------|-----------------------------|----------------------------|--|
| 0 | 1 | 11 | 12 | 0 | 12 | 11.0 |
| 2 | 2 | 21 | 22 | 0 | 22 | 10.5 |
| 3 | 2.5 | 26 | 27 | 0 | 27 | 10.4 |
| 4 | 3 | 31 | 33 | 0 | 33 | 10.3 |
| 5 | 3.5 | 36 | 38 | 0 | 38 | 10.3 |
| 6 | 4 | 41 | 43 | 0 | 43 | 10.3 |
| 7 | 4.5 | 46 | 48 | 0 | 48 | 10.2 |
| 8 | 5 | 51 | 54 | 0 | 54 | 10.2 |
| 9 | 5.5 | 56 | 59 | 0 | 59 | 10.2 |
| 10 | 6 | 61 | 64 | 0 | 64 | 10.2 |
| 11 | 6.5 | 66 | 69 | 0 | 69 | 10.2 |
| 12 | 7 | 71 | 75 | 0 | 75 | 10.1 |
| 13 | 7.5 | 76 | 80 | 0 | 80 | 10.1 |
| 14 | 8 | 81 | 85 | 0 | 85 | 10.1 |
| 15 | 8.5 | 86 | 90 | 0 | 90 | 10.1 |




Figure 5-30. ADC Timings for 12-Bit Mode in Early Interrupt Mode




Figure 5-31. ADC Timings for 12-Bit Mode in Late Interrupt Mode

STRUMENTS

Table 5-48. ADC Timings in 16-Bit Mode

| ADCCTL2.PRESCALE | PRESCALE RATIO | t _{EOC} | t _{LAT} | t _{INT} (EARLY) | t _{INT} (LATE) | ADC CONVERSION CYCLES (ADCCLKs) |
|------------------|----------------|------------------|------------------|-----------------------------|----------------------------|--|
| 0 | 1 | 31 | 31 | 0 | 31 | 31.0 |
| 2 | 2 | 60 | 60 | 0 | 60 | 30.0 |
| 3 | 2.5 | 75 | 75 | 0 | 75 | 30.0 |
| 4 | 3 | 90 | 90 | 0 | 90 | 30.0 |
| 5 | 3.5 | 104 | 104 | 0 | 104 | 29.7 |
| 6 | 4 | 119 | 119 | 0 | 119 | 29.8 |
| 7 | 4.5 | 134 | 134 | 0 | 134 | 29.8 |
| 8 | 5 | 149 | 149 | 0 | 149 | 29.8 |
| 9 | 5.5 | 163 | 163 | 0 | 163 | 29.6 |
| 10 | 6 | 178 | 178 | 0 | 178 | 29.7 |
| 11 | 6.5 | 193 | 193 | 0 | 193 | 29.7 |
| 12 | 7 | 208 | 208 | 0 | 208 | 29.7 |
| 13 | 7.5 | 222 | 222 | 0 | 222 | 29.6 |
| 14 | 8 | 237 | 237 | 0 | 237 | 29.6 |
| 15 | 8.5 | 252 | 252 | 0 | 252 | 29.6 |




Figure 5-32. ADC Timings for 16-Bit Mode in Early Interrupt Mode






Figure 5-33. ADC Timings for 16-Bit Mode in Late Interrupt Mode (SYSCLK Cycles)



5.8.1.2 Temperature Sensor Electrical Data and Timing

Table 5-49. Temperature Sensor Electrical Characteristics

| PARAMETER | MIN | TYP | MAX | UNIT |
|----------------------|-----|-----|-----|------|
| Temperature accuracy | | ±15 | | °C |
| Start-up time | | 500 | | μs |
| ADC acquisition time | 700 | | | ns |



5.8.2 Comparator Subsystem (CMPSS)

Each CMPSS module includes two comparators, two internal voltage reference DACs, two digital glitch filters, and one ramp generator. There are two inputs, CMPINxP and CMPINxN. Each of these will be internally connected to an ADCIN pin. The CMPINxP pin is always connected to the positive input of the CMPSS comparators. CMPINxN can be used instead of the DAC output to drive the negative comparator inputs. There are two comparators, and therefore two outputs from the CMPSS module, which are connected to the input of a digital filter module before being passed on to the Comparator TRIP crossbar and either PWM modules or directly to a GPIO pin. Figure 5-34 shows the CMPSS connectivity on the 337-ball ZWT and 176-pin PTP packages. Figure 5-35 shows CMPSS connectivity on the 100-pin PZP package.




Figure 5-34. CMPSS Connectivity (337-Ball ZWT and 176-Pin PTP)






Figure 5-35. CMPSS Connectivity (100-Pin PZP)

5.8.2.1 CMPSS Electrical Data and Timing

Table 5-50. Comparator Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|------------------------|--|-----|-----|-----------|------|--|
| Power-up time | | | | 10 | μs | |
| Comparator input range | | 0 | | V_{DDA} | V | |
| Offset error | Input referred | -20 | | 20 | mV | |
| | 1x | | 10 | | LSB | |
| Hysteresis (1) | 2x | | 20 | | | |
| nysteresis | 3x | | 30 | | | |
| | 4x | | 40 | | | |
| Response time | Input step response to ePWM or GPIO X-BAR (asynchronous) | | 50 | | ns | |

⁽¹⁾ Hysteresis will scale with the CMPSS reference voltage.

Table 5-51. Reference DAC Static Electrical Characteristics

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------------|--|------|------------|-----------|----------|
| DAC output range | Internal reference | 0 | | V_{DDA} | V |
| | External reference | 0 | | VDAC | V |
| Static offset error ⁽¹⁾ | | -25 | | 25 | mV |
| Static gain error ⁽¹⁾ | | -2 | | 2 | % of FSR |
| Static DNL | Endpoint corrected | >-1 | | 4 | LSB |
| Static INL | Endpoint corrected | -16 | | 16 | LSB |
| Settling time | Settling to 1 LSB after full-scale output change | | | 1 | μs |
| Resolution | | | 12 | | Bits |
| DAC output disturbance ⁽²⁾ | Error induced by comparator trip or DAC code change within the same CMPSS module | -100 | | 100 | LSB |
| DAC disturbance time ⁽²⁾ | | | 200 | | ns |
| VDAC reference voltage | When VDAC is reference | 2.4 | 2.5 or 3.0 | V_{DDA} | V |
| VDAC load | When VDAC is reference | | 6 | | kΩ |

⁽¹⁾ Includes comparator input referred errors.

⁽²⁾ Disturbance error may be present on the reference DAC output for a certain amount of time after a comparator trip.



5.8.3 Buffered Digital-to-Analog Converter (DAC)

The buffered DAC module consists of an internal reference DAC and an analog output buffer that is capable of driving an external load. An integrated pulldown resistor on the DAC output helps to provide a known pin voltage when the output buffer is disabled. This pulldown resistor cannot be disabled and remains as a passive component on the pin, even for other shared pin mux functions. Software writes to the DAC value register can take effect immediately or can be synchronized with PWMSYNC events.

Each Buffered DAC has the following features:

- 12-bit programmable internal DAC
- Selectable reference voltage
- Pulldown resistor on output
- Ability to synchronize with PWMSYNC

The block diagram for the buffered DAC is shown in Figure 5-36.




Figure 5-36. DAC Module Block Diagram

5.8.3.1 Buffered DAC Electrical Data and Timing

Table 5-52. Reference DAC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)⁽¹⁾

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-------------------------------------|--|------------|------------|-----------------|----------|--|
| Power-up time | | | | 10 | μs | |
| Trimmed offset error | Midpoint | -10 | | 10 | mV | |
| Gain error | | -2.5 | | 2.5 | % of FSR | |
| DNL ⁽²⁾ | Endpoint corrected | > -1 | | 1 | LSB | |
| INL | Endpoint corrected | - 5 | | 5 | LSB | |
| Voltage output settling time | Settling to 1 LSB after full-scale output change | | 2 | | μs | |
| Resolution | | | 12 | | Bits | |
| Voltage output range ⁽³⁾ | | 0.3 | | $V_{DDA} - 0.3$ | V | |
| Capacitive load | Output drive capability | | | 100 | pF | |
| Resistive load | Output drive capability | 5 | | | kΩ | |
| RPD | | | 50 | | kΩ | |
| Reference voltage | VDAC or V _{REFHI} | 2.4 | 2.5 or 3.0 | V_{DDA} | V | |
| Reference load | VDAC or V _{REFHI} | | 170 | | kΩ | |
| Noise | | | 1 | | mV | |
| Glitch energy | | | 1.5 | | V-ns | |
| DODD | DC up to 1 kHz | | 70 | | 4D | |
| PSRR | 100 kHz | | 30 | | dB | |

¹⁾ Typical values are measured with V_{REFHI} = 2.5 V and V_{REFLO} = 0 V. Minimum and Maximum values are tested or characterized with V_{REFHI} = 2.5 V and V_{REFLO} = 0 V.

⁽²⁾ The DAC output is monotonic.

⁽³⁾ The DAC can generate voltages outside of this range, but the output voltage will not be linear.



5.9 Control Peripherals

NOTE

For the actual number of each peripheral on a specific device, see Table 3-1.

5.9.1 Enhanced Capture (eCAP)

Figure 5-37 shows the block diagram of an eCAP module.




Figure 5-37. eCAP Block Diagram

The eCAP module is clocked at the SYSCLK rate.

The clock enable bits (ECAP1-ECAP6) in the PCLKCR3 register turn off the eCAP module individually (for low-power operation). Upon reset, ECAP1ENCLK is set to low, indicating that the peripheral clock is off.

5.9.1.1 eCAP Electrical Data and Timing

Table 5-53 shows the eCAP timing requirement and Table 5-54 shows the eCAP switching characteristics.

Table 5-53. eCAP Timing Requirement⁽¹⁾

| | | | MIN MAX | UNIT |
|---------------------|---------------------------|----------------------|--|--------|
| | | Asynchronous | 2t _{c(SYSCLK)} | cycles |
| t _{w(CAP)} | Capture input pulse width | Synchronous | 2t _{c(SYSCLK)} | cycles |
| | | With input qualifier | 1t _{c(SYSCLK)} + t _{w(IQSW)} | cycles |

⁽¹⁾ For an explanation of the input qualifier parameters, see Table 5-23.

Table 5-54. eCAP Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| | · · · · · · · · · · · · · · · · · · · | | | |
|----------------------|---------------------------------------|-----|-----|------|
| | PARAMETER | MIN | MAX | UNIT |
| t _{w(APWM)} | Pulse duration, APWMx output high/low | 20 | | ns |




5.9.2 Enhanced Pulse Width Modulator (ePWM)

The ePWM peripheral is a key element in controlling many of the power electronic systems found in both commercial and industrial equipment. The ePWM type-4 module is able to generate complex pulse width waveforms with minimal CPU overhead by building the peripheral up from smaller modules with separate resources that can operate together to form a system. Some of the highlights of the ePWM type-4 module include complex waveform generation, dead-band generation, a flexible synchronization scheme, advanced trip-zone functionality, and global register reload capabilities.

Figure 5-38 shows the signal interconnections with the ePWM.

INSTRUMENTS



These events are generated by the type-4 ePWM digital compare (DC) submodule.

Figure 5-38. ePWM Submodules Showing Critical Internal Signal Interconnections

INSTRUMENTS




Figure 5-39. ePWM

5.9.2.1 Control Peripherals Synchronization

The ePWM and eCAP Synchronization Chain allows synchronization between multiple modules for the system. Figure 5-40 shows the Synchronization Chain Architecture.




Figure 5-40. Synchronization Chain Architecture



5.9.2.2 ePWM Electrical Data and Timing

Table 5-55 shows the PWM timing requirements and Table 5-56 shows the PWM switching characteristics.

Table 5-55. ePWM Timing Requirements⁽¹⁾

| | | | MIN | MAX | UNIT |
|---|------------------------|--------------------------|---|--------|--------|
| t _{w(SYNCIN)} Sync input pulse width | Asynchronous | 2t _{c(EPWMCLK)} | | cycles | |
| | Sync input pulse width | Synchronous | 2t _{c(EPWMCLK)} | | cycles |
| | | With input qualifier | 1t _{c(EPWMCLK)} + t _{w(IQSW)} | | cycles |

⁽¹⁾ For an explanation of the input qualifier parameters, see Table 5-23.

Table 5-56. ePWM Switching Characteristics

over recommended operating conditions (unless otherwise noted)


| | PARAMETER | MIN | MAX | UNIT |
|-------------------------|--|-------------------------|-----|--------|
| t _{w(PWM)} | Pulse duration, PWMx output high/low | 20 | | ns |
| t _{w(SYNCOUT)} | Sync output pulse width | 8t _{c(SYSCLK)} | | cycles |
| t _{d(PWM)tza} | Delay time, trip input active to PWM forced high Delay time, trip input active to PWM forced low Delay time, trip input active to PWM Hi-Z | | 25 | ns |

5.9.2.2.1 Trip-Zone Input Timing

Table 5-57. Trip-Zone Input Timing Requirements (1)

| | | | MIN | MAX | UNIT |
|---|-------------------------------|----------------------|---------------------------------|-----|--------|
| $t_{w(TZ)}$ Pulse duration, \overline{TZ} | | Asynchronous | 1t _{c(EPWMCLK)} | | cycles |
| | Pulse duration, TZx input low | Synchronous | 2t _{c(EPWMCLK)} | | cycles |
| | | With input qualifier | $1t_{c(EPWMCLK)} + t_{w(IQSW)}$ | | cycles |

(1) For an explanation of the input qualifier parameters, see Table 5-23.



- A. $\overline{\text{TZ}}$: $\overline{\text{TZ1}}$, $\overline{\text{TZ2}}$, $\overline{\text{TZ3}}$, $\overline{\text{TRIP1-TRIP12}}$
- B. PWM refers to all the PWM pins in the device. The state of the PWM pins after \overline{TZ} is taken high depends on the PWM recovery software.

Figure 5-41. PWM Hi-Z Characteristics

INSTRUMENTS

5.9.3 Enhanced Quadrature Encoder Pulse (eQEP)

Figure 5-42 shows the eQEP block diagram.




Figure 5-42. eQEP Block Diagram

ADVANCE INFORMATIO

5.9.3.1 eQEP Electrical Data and Timing

STRUMENTS

Table 5-58 shows the eQEP timing requirement and Table 5-59 shows the eQEP switching characteristics.

Table 5-58. eQEP Timing Requirements⁽¹⁾

| | | | MIN MAX | UNIT |
|--|----------------------------|--------------------------------|-----------------------------------|--------|
| | QEP input period | Synchronous | 2t _{c(SYSCLK)} | cycles |
| t _{w(QEPP)} | tw(QEPP) QET ITIPUT PETIOU | With input qualifier | $2[1t_{c(SYSCLK)} + t_{w(IQSW)}]$ | cycles |
| t | QEP Index Input High time | Synchronous | 2t _{c(SYSCLK)} | cycles |
| t _{w(INDEXH)} QEP Index Input High time | With input qualifier | $2t_{c(SYSCLK)} + t_{w(IQSW)}$ | cycles | |
| | QEP Index Input Low time | Synchronous | 2t _{c(SYSCLK)} | cycles |
| t _{w(INDEXL)} | QEF Index Input Low time | With input qualifier | $2t_{c(SYSCLK)} + t_{w(IQSW)}$ | cycles |
| t | QEP Strobe High time | Synchronous | 2t _{c(SYSCLK)} | cycles |
| t _{w(STROBH)} QEP Strobe High time | With input qualifier | $2t_{c(SYSCLK)} + t_{w(IQSW)}$ | cycles | |
| • | QEP Strobe Input Low time | Synchronous | 2t _{c(SYSCLK)} | cycles |
| t _{w(STROBL)} | QEF Shope input Low time | With input qualifier | $2t_{c(SYSCLK)} + t_{w(IQSW)}$ | cycles |

⁽¹⁾ For an explanation of the input qualifier parameters, see Table 5-23.

Table 5-59. eQEP Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| | 1 0 , | | |
|----------------------------|--|------------------------|--------|
| | PARAMETER | MIN MA | UNIT |
| t _{d(CNTR)xin} | Delay time, external clock to counter increment | 4t _{c(SYSCLF} | cycles |
| t _{d(PCS-OUT)QEP} | Delay time, QEP input edge to position compare sync output | 6t _{c(SYSCLE} | cycles |




5.9.4 High-Resolution Pulse Width Modulator (HRPWM)

The HRPWM combines multiple delay lines in a single module and a simplified calibration system by using a dedicated calibration delay line. For each ePWM module there is one HR delay line.

The HRPWM module offers PWM resolution (time granularity) that is significantly better than what can be achieved using conventionally derived digital PWM methods. The key points for the HRPWM module are:

- · Significantly extends the time resolution capabilities of conventionally derived digital PWM
- This capability can be utilized in both single edge (duty cycle and phase-shift control) as well as dual edge control for frequency/period modulation.
- Finer time granularity control or edge positioning is controlled via extensions to the Compare A, phase, and period registers of the ePWM module.



When dual-edge high-resolution is enabled (high-resolution period mode), the PWMxB output is not available for use.

5.9.4.1 HRPWM Electrical Data and Timing

Table 5-60 shows the high-resolution PWM switching characteristics.

Table 5-60. High-Resolution PWM Characteristics

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|-----|-----|-----|------|
| Micro Edge Positioning (MEP) step size ⁽¹⁾ | | 150 | 310 | ps |

(1) Maximum MEP step size is based on worst-case process, maximum temperature and minimum voltage. MEP step size will increase with low voltage and high temperature and decrease with voltage and cold temperature.
Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI software libraries for details of using SFO function in end applications. SFO functions help to estimate the number of MEP steps per SYSCLK period dynamically while the HRPWM is in operation.



5.9.5 Sigma-Delta Filter Module (SDFM)

The SDFM is a four-channel digital filter designed specifically for current measurement and resolver position decoding in motor control applications. Each channel can receive an independent sigma-delta $(\Sigma\Delta)$ modulated bit stream. The bit streams are processed by four individually programmable digital decimation filters. The filter set includes a fast comparator for immediate digital threshold comparisons for over-current and under-current monitoring. Figure 5-43 shows a block diagram of the SDFMs.

SDFM features include:

- Four external pins per SDFM module:
 - Four sigma-delta data input pins per SDFM module (SDx_Dy, where x = 1 to 2 and y = 1 to 4)
 - Four sigma-delta clock input pins per SDFM module (SDx_Cy, where x = 1 to 2 and y = 1 to 4)
- Four different configurable modulator clock modes:
 - Modulator clock rate equals modulator data rate
 - Modulator clock rate running at half the modulator data rate
 - Modulator data is Manchester encoded. Modulator clock not required.
 - Modulator clock rate is double that of modulator data rate
- Four independent configurable comparator units:
 - Four different filter type selection (Sinc1/Sinc2/Sincfast/Sinc3) options available
 - Ability to detect over-value and under-value conditions
 - OSR value for comparator programmable from 1 to 32
- · Four independent configurable sinc filter units:
 - Four different filter type selection (Sinc1/Sinc2/Sincfast/Sinc3) options available
 - OSR value for filter unit programmable from 1 to 256
 - Ability to enable or disable individual filter module
 - Ability to synchronize all four independent filters of a SDFM module using the Master Filter Enable (MFE) bit or the PWM signals.
- Filter data can be 16-bit or 32-bit representation
- PWMs can be used to generate modulator clock for sigma-delta modulators




Figure 5-43. SDFM



5.9.5.1 SDFM Electrical Data and Timing

Table 5-61. SDFM Timing Requirements

| | | MIN | MAX | UNIT |
|------------------------------|--|-----|---------------------|------|
| | Mode 0 | · | | |
| t _{c(SDC)M0} | Cycle time, SDx_Cy | 45 | 256 * SYSCLK period | ns |
| t _{w(SDCH)M0} | Pulse duration, SDx_Cy high | 10 | $t_{c(SDC)M0} - 10$ | ns |
| t _{su(SDDV-SDCH)M0} | Setup time, SDx_Dy valid before SDx_Cy goes high | 5 | | ns |
| th(SDCH-SDD)M0 | Hold time, SDx_Dy wait after SDx_Cy goes high | 5 | | ns |
| | Mode 1 | | | |
| t _{c(SDC)M1} | Cycle time, SDx_Cy | 90 | 256 * SYSCLK period | ns |
| t _{w(SDCH)M1} | Pulse duration, SDx_Cy high | 20 | $t_{c(SDC)M1} - 10$ | ns |
| t _{su(SDDV-SDCL)M1} | Setup time, SDx_Dy valid before SDx_Cy goes low | 5 | | ns |
| t _{su(SDDV-SDCH)M1} | Setup time, SDx_Dy valid before SDx_Cy goes high | 5 | | ns |
| th(SDCL-SDD)M1 | Hold time, SDx_Dy wait after SDx_Cy goes low | 5 | | ns |
| th(SDCH-SDD)M1 | Hold time, SDx_Dy wait after SDx_Cy goes high | 5 | | ns |
| | Mode 2 | | | |
| t _{c(SDD)M2} | Cycle time, SDx_Dy | 90 | 256 * SYSCLK period | ns |
| t _{w(SDDH)M2} | Pulse duration, SDx_Dy high | 20 | | ns |
| | Mode 3 | | | |
| t _{c(SDC)M3} | Cycle time, SDx_Cy | 25 | 256 * SYSCLK period | ns |
| t _{w(SDCH)M3} | Pulse duration, SDx_Cy high | 10 | $t_{c(SDC)M3} - 5$ | ns |
| t _{su(SDDV-SDCH)M3} | Setup time, SDx_Dy valid before SDx_Cy goes high | 5 | | ns |
| t _h (SDCH-SDD)M3 | Hold time, SDx_Dy wait after SDx_Cy goes high | 5 | | ns |




Figure 5-44. SDFM Timing Diagram - Mode 0




Figure 5-45. SDFM Timing Diagram - Mode 1






Figure 5-46. SDFM Timing Diagram - Mode 2




Figure 5-47. SDFM Timing Diagram - Mode 3



5.10 Communications Peripherals

NOTE

For the actual number of each peripheral on a specific device, see Table 3-1.

5.10.1 Controller Area Network (CAN)

NOTE

The CAN module uses the popular IP known as D_CAN. This document uses the names "CAN" and "D_CAN" interchangeably to reference this peripheral.

The CAN module implements the following features:

- Complies with ISO11898-1 (Bosch® CAN protocol specification 2.0 A and B)
- Bit rates up to 1 MBit/s
- Multiple clock sources
- 32 message objects, each with the following properties:
 - Configurable as receive or transmit
 - Configurable with standard or extended identifier
 - Programmable receive and identifier masks for each object
 - Supports data and remote frames
 - Holds 0 to 8 bytes of data
 - Parity-checked configuration and data RAM
- · Individual identifier mask for each message object
- Programmable FIFO mode for receive message objects
- · Programmable loop-back modes for self-test operation
- Suspend mode for debug support
- Software module reset
- · Automatic bus on after Bus-Off state by a programmable 32-bit timer
- Message RAM parity check mechanism
- Two interrupt lines
- · Global power down and wakeup support

NOTE

For a CANx Bit-CLK of 200 MHz, the smallest bit rate possible is 7.8125 kbps.

NOTE

The accuracy of the on-chip zero-pin oscillator is in Table 5-17, Internal Oscillator Electrical Characteristics. Depending on parameters such as bit rate, bus length, and propagation delay, the accuracy of this oscillator may not meet the requirements of the CAN protocol. In this situation, an external clock source must be used.

5.10.2 Inter-Integrated Circuit (PC)

The I²C module has the following features:

- Compliance with the Philips Semiconductors I²C-bus specification (version 2.1):
 - Support for 1-bit to 8-bit format transfers
 - 7-bit and 10-bit addressing modes
 - General call
 - START byte mode
 - Support for multiple master-transmitters and slave-receivers
 - Support for multiple slave-transmitters and master-receivers
 - Combined master transmit/receive and receive/transmit mode
 - Data transfer rate of from 10 kbps up to 400 kbps (I²C Fast-mode rate)
- One 16-word receive FIFO and one 16-word transmit FIFO
- One interrupt that can be used by the CPU. This interrupt can be generated as a result of one of the following conditions:
 - Transmit-data ready
 - Receive-data ready
 - Register-access ready
 - No-acknowledgment received
 - Arbitration lost
 - Stop condition detected
 - Addressed as slave
- An additional interrupt that can be used by the CPU when in FIFO mode
- Module enable/disable capability
- · Free data format mode

STRUMENTS

Figure 5-48 shows how the I²C peripheral module interfaces within the device.




Figure 5-48. I²C Peripheral Module Interfaces



5.10.2.1 I²C Electrical Data and Timing

Table 5-62. I²C Timing Requirement

| | | | MIN | MAX | UNIT |
|--------------------------------|--|-----------------|------|-----|------|
| t _{h(SDA-SCL)} START | Hold time, START condition, SCL fall delay after SDA fall | | 0.6 | | μs |
| t _{su(SCL-SDA)} START | Setup time, Repeated START, SCL rise before SDA fall delay | | 0.6 | | μs |
| t _{h(SCL-DAT)} | Hold time, data after SCL fall | | 0 | | μs |
| t _{su(DAT-SCL)} | Setup time, data before SCL rise | | 100 | | ns |
| $t_{r(SDA)}$ | Rise time, SDA | Input tolerance | 20 | 300 | ns |
| t _{r(SCL)} | Rise time, SCL | Input tolerance | 20 | 300 | ns |
| t _{f(SDA)} | Fall time, SDA | Input tolerance | 11.4 | 300 | ns |
| $t_{f(SCL)}$ | Fall time, SCL | Input tolerance | 11.4 | 300 | ns |
| t _{su(SCL-SDA)STOP} | Setup time, STOP condition, SCL rise before SDA rise delay | | 0.6 | | μs |

Table 5-63. I²C Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|-------------------------|--|---|-------------------------|-------------------------|------|
| f _{SCL} | SCL clock frequency | | 0 | 400 | kHz |
| t _{w(SCLL)} | Pulse duration, SCL clock low | | 1.3 | | μs |
| t _{w(SCLH)} | Pulse duration, SCL clock high | | 0.6 | | μs |
| t _{w(SP)} | Pulse duration of spikes that will be suppressed by the input filter | | 0 | 50 | ns |
| t _{BUF} | Bus free time between STOP and START conditions | | 1.3 | | μs |
| t _{v(SCL-DAT)} | Valid time, data after SCL fall | | | 0.9 | μs |
| t _{v(SCL-ACK)} | Valid time, Acknowledge after SCL fall | | | 0.9 | μs |
| V _{IL} | Valid low-level input voltage | | -0.3 | 0.3 * V _{DDIO} | V |
| V _{IH} | Valid high-level input voltage | | 0.7 * V _{DDIO} | V _{DDIO} + 0.3 | V |
| V _{OL} | Low-level output voltage | Sinking 3 mA | 0 | 0.4 | V |
| I _I | Input current on pins | $0.1 \text{ V}_{\text{bus}} < \text{V}_{\text{i}} < 0.9 \text{ V}_{\text{bus}}$ | -10 | 10 | μΑ |



5.10.3 Multichannel Buffered Serial Port (McBSP)

The McBSP module has the following features:

- Compatible to McBSP in TMS320C28x/TMS320F28x DSP devices
- Full-duplex communication
- Double-buffered data registers that allow a continuous data stream
- Independent framing and clocking for receive and transmit
- · External shift clock generation or an internal programmable frequency shift clock
- 8-bit data transfer mode can be configured to transmit with LSB or MSB first
- · Programmable polarity for both frame synchronization and data clocks
- Highly programmable internal clock and frame generation
- Direct interface to industry-standard CODECs, Analog Interface Chips (AICs), and other serially connected A/D and D/A devices
- Works with SPI-compatible devices
- The following application interfaces can be supported on the McBSP:
 - T1/E1 framers
 - IOM-2 compliant devices
 - AC97-compliant devices (the necessary multiphase frame synchronization capability is provided.)
 - IIS-compliant devices
 - SPI
- McBSP clock rate,

$$CLKG = \frac{CLKSRG}{(1 + CLKGDV)}$$

where CLKSRG source could be LSPCLK, CLKX, or CLKR. Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted such that the peripheral speed is less than the I/O buffer speed limit.

NSTRUMENTS

Figure 5-49 shows the block diagram of the McBSP module.




Figure 5-49. McBSP Block Diagram



5.10.3.1 McBSP Electrical Data and Timing

5.10.3.1.1 McBSP Transmit and Receive Timing

Table 5-64. McBSP Timing Requirements (1) (2)

| NO. | | | | MIN | MAX | UNIT |
|-----|---------------------------|--|------------|-------|-------------------|------|
| | | McBSP module clock (CLKG, CLKX, CLKR) range | | 1 | | kHz |
| | | | | | 25 ⁽³⁾ | MHz |
| | | McBSP module cycle time (CLKG, CLKX, CLKR) r. | ange | 40 | | ns |
| | | | | | 1 | ms |
| M11 | t _{c(CKRX)} | Cycle time, CLKR/X | CLKR/X ext | 2P | | ns |
| M12 | t _{w(CKRX)} | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X ext | P – 7 | | ns |
| M13 | $t_{r(CKRX)}$ | Rise time, CLKR/X | CLKR/X ext | | 7 | ns |
| M14 | t _{f(CKRX)} | Fall time, CLKR/X | CLKR/X ext | | 7 | ns |
| M15 | t _{su(FRH-CKRL)} | Setup time, external FSR high before CLKR low | CLKR int | 18 | | |
| | | | CLKR ext | 2 | | ns |
| M16 | t _{h(CKRL-FRH)} | (CKRL-FRH) Hold time, external FSR high after CLKR low | CLKR int | 0 | | 20 |
| | (0, | | CLKR ext | 6 | | ns |
| M17 | t _{su(DRV-CKRL)} | Setup time, DR valid before CLKR low | CLKR int | 18 | | |
| | | | CLKR ext | 5 | | ns |
| M18 | t _{h(CKRL-DRV)} | Hold time, DR valid after CLKR low | CLKR int | 0 | | |
| | | | CLKR ext | 3 | | ns |
| M19 | t _{su(FXH-CKXL)} | Setup time, external FSX high before CLKX low | CLKX int | 18 | | |
| | | orac, | CLKX ext | 2 | | ns |
| M20 | t _{h(CKXL-FXH)} | Hold time, external FSX high after CLKX low | CLKX int | 0 | | |
| | | ODAL-FATTY | CLKX ext | 6 | | ns |

⁽¹⁾ Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

Product Folder Links: TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S

^{(2) 2}P
= 1/CLKG in ns. CLKG is the output of sample rate generator mux. CLKG = CLKSRG / (1 + CLKGDV). CLKSRG can be LSPCLK, CLKX, CLKR as source. CLKSRG ≤ (SYSCLK/2). McBSP performance is limited by I/O buffer switching speed.

⁽³⁾ Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer speed limit (30 MHz).



Table 5-65. McBSP Switching Characteristics (1) (2)

over recommended operating conditions (unless otherwise noted)

| NO. | | PARAMETER | | | MIN | MAX | UNIT | |
|-----|---|--|------------------|------------|----------------------|----------------------|------|--|
| M1 | t _{c(CKRX)} | Cycle time, CLKR/X | | CLKR/X int | 2P | | ns | |
| M2 | t _{w(CKRXH)} | Pulse duration, CLKR/X high | | CLKR/X int | D - 5 ⁽³⁾ | D + 5 ⁽³⁾ | ns | |
| М3 | t _{w(CKRXL)} | Pulse duration, CLKR/X low | | CLKR/X int | C - 5 ⁽³⁾ | C + 5 ⁽³⁾ | ns | |
| M4 | t _{d(CKRH-FRV)} | Delay time, CLKR high to inte | rnal FSR valid | CLKR int | 0 | 4 | 20 | |
| | | | | CLKR ext | 3 | 27 | ns | |
| M5 | t _{d(CKXH-FXV)} | Delay time, CLKX high to inte | rnal FSX valid | CLKX int | 0 | 4 | 20 | |
| | | | | CLKX ext | 3 | 27 | ns | |
| M6 | t _{dis(CKXH-DXHZ)} | Disable time, CLKX high to DX | K high impedance | CLKX int | | 8 | 20 | |
| | | following last data bit | | CLKX ext | | 14 | ns | |
| M7 | t _{d(CKXH-DXV)} | Delay time, CLKX high to DX valid. | | CLKX int | | 9 | | |
| | | This applies to all bits except transmitted. | the first bit | CLKX ext | | 28 | | |
| | | Delay time, CLKX high to DX | DXENA = 0 | CLKX int | | 8 | | |
| | | valid | | CLKX ext | | 14 | ns | |
| | | Only applies to first bit | DXENA = 1 | CLKX int | | P + 8 | | |
| | Delay 1 | transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes | | CLKX ext | | P + 14 | | |
| M8 | t _{en(CKXH-DX)} | Enable time, CLKX high to | DXENA = 0 | CLKX int | 0 | | | |
| | , , | DX driven | | CLKX ext | 6 | | | |
| | | Only applies to first bit | DXENA = 1 | CLKX int | Р | | ns | |
| | | transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes | | CLKX ext | P+6 | | | |
| M9 | t _{d(FXH-DXV)} | Delay time, FSX high to DX | DXENA = 0 | FSX int | | 8 | | |
| | | valid | | FSX ext | | 14 | | |
| | | Only applies to first bit | DXENA = 1 | FSX int | | P + 8 | ns | |
| | | transmitted when in Data Delay 0 (XDATDLY=00b) mode. | | FSX ext | | P + 14 | | |
| M10 | t _{en(FXH-DX)} | Enable time, FSX high to DX | DXENA = 0 | FSX int | 0 | | | |
| | | driven | | FSX ext | 6 | | | |
| | | Only applies to first bit | DXENA = 1 | FSX int | Р | | ns | |
| | transmitted when in Data Delay 0 (XDATDLY=00b) mode | | | FSX ext | P+6 | | | |

Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

Specifications

²P = 1/CLKG in ns.

C = CLKRX low pulse width = P

D = CLKRX high pulse width = P






Figure 5-50. McBSP Receive Timing




Figure 5-51. McBSP Transmit Timing

www.ti.com

5.10.3.1.2 McBSP as SPI Master or Slave Timing

Table 5-66. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)

| NO. | | | MASTER | | SLAVE | | UNIT |
|-----|----------------------------|--------------------------------------|-------------------|-----|---------|-----|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| M30 | t _{su(DRV-CKXL)} | Setup time, DR valid before CLKX low | 30 | | 8P – 10 | | ns |
| M31 | t _{h(CKXL-DRV)} | Hold time, DR valid after CLKX low | 1 | | 8P – 10 | | ns |
| M32 | t _{su(BFXL-CKXH)} | Setup time, FSX low before CLKX high | | | 8P + 10 | | ns |
| M33 | t _{c(CKX)} | Cycle time, CLKX | 2P ⁽¹⁾ | | 16P | | ns |

⁽¹⁾ 2P = 1/CLKG

Table 5-67. McBSP as SPI Master or Slave Switching Characteristics Over Recommended Operating Conditions (Unless Otherwise Noted) (CLKSTP = 10b, CLKXP = 0)

| NO. | PARAMETER | | MASTER | | SLAVE | | UNIT |
|-----|----------------------------|---|-------------------|-----|--------|-----|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| M24 | t _{h(CKXL-FXL)} | Hold time, FSX low after CLKX low | 2P ⁽¹⁾ | | | | ns |
| M25 | t _{d(FXL-CKXH)} | Delay time, FSX low to CLKX high | Р | | | | ns |
| M28 | t _{dis(FXH-DXHZ)} | Disable time, DX high impedance following last data bit from FSX high | 6 | | 6P + 6 | | ns |
| M29 | t _{d(FXL-DXV)} | Delay time, FSX low to DX valid | 6 | | 4P + 6 | | ns |

(1) 2P = 1/CLKG

For all SPI slave modes, CLKX has to be minimum eight CLKG cycles. Also CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency will be LSPCLK/16, that is 4.6875 MHz and P = 13.3 ns.




Figure 5-52. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0



www.ti.com

Table 5-68. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)

| NO | | | MASTE | R | SLAV | E | UNIT |
|-----|---------------------------|---------------------------------------|-------------------|-----|----------|-----|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| M39 | t _{su(DRV-CKXH)} | Setup time, DR valid before CLKX high | 30 | | 8P – 10 | | ns |
| M40 | t _{h(CKXH-DRV)} | Hold time, DR valid after CLKX high | 1 | | 8P – 10 | | ns |
| M41 | t _{su(FXL-CKXH)} | Setup time, FSX low before CLKX high | | | 16P + 10 | | ns |
| M42 | t _{c(CKX)} | Cycle time, CLKX | 2P ⁽¹⁾ | | 16P | | ns |

⁽¹⁾ 2P = 1/CLKG

Table 5-69. McBSP as SPI Master or Slave Switching Characteristics Over Recommended Operating Conditions (Unless Otherwise Noted) (CLKSTP = 11b, CLKXP = 0)

| NO. | PARAMETER | | MASTER | | SLAVE | | UNIT |
|-----|-----------------------------|---|-------------------|-----|--------|-----|------|
| | | | MIN | MAX | MIN | MAX | UNII |
| M34 | t _{h(CKXL-FXL)} | Hold time, FSX low after CLKX low | Р | | | | ns |
| M35 | t _{d(FXL-CKXH)} | Delay time, FSX low to CLKX high | 2P ⁽¹⁾ | | | | ns |
| M37 | t _{dis(CKXL-DXHZ)} | Disable time, DX high impedance following last data bit from CLKX low | P + 6 | | 7P + 6 | | ns |
| M38 | t _{d(FXL-DXV)} | Delay time, FSX low to DX valid | 6 | | 4P + 6 | | ns |

⁽¹⁾ 2P = 1/CLKG

For all SPI slave modes, CLKX must be a minimum of eight CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With a maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16; that is, 4.6875 MHz and P = 13.3 ns.




Figure 5-53. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

Product Folder Links: TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S

| Table 5-70. McBSP as SPI Master or | Slave Timing Requirements | (CLKSTP = 10b, CLKXP = 1) |
|------------------------------------|---------------------------|---------------------------|
| | | |

| NO | | | MASTER | | SLAVE | | UNIT |
|-----|---------------------------|---------------------------------------|-------------------|-----|---------|-----|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| M49 | t _{su(DRV-CKXH)} | Setup time, DR valid before CLKX high | 30 | | 8P – 10 | | ns |
| M50 | t _{h(CKXH-DRV)} | Hold time, DR valid after CLKX high | 1 | | 8P – 10 | | ns |
| M51 | t _{su(FXL-CKXL)} | Setup time, FSX low before CLKX low | | | 8P + 10 | | ns |
| M52 | t _{c(CKX)} | Cycle time, CLKX | 2P ⁽¹⁾ | | 16P | | ns |

⁽¹⁾ 2P = 1/CLKG

Table 5-71. McBSP as SPI Master or Slave Switching Characteristics Over Recommended Operating Conditions (Unless Otherwise Noted) (CLKSTP = 10b, CLKXP = 1)

| NO | PARAMETER | | MASTER | | SLAVE | | UNIT |
|-----|----------------------------|---|-------------------|-----|--------|-----|------|
| NO. | | FARAMETER | | MAX | MIN | MAX | UNIT |
| M43 | t _{h(CKXH-FXL)} | Hold time, FSX low after CLKX high | 2P ⁽¹⁾ | | | | ns |
| M44 | t _{d(FXL-CKXL)} | Delay time, FSX low to CLKX low | Р | | | | ns |
| M47 | t _{dis(FXH-DXHZ)} | Disable time, DX high impedance following last data bit from FSX high | 6 | | 6P + 6 | | ns |
| M48 | t _{d(FXL-DXV)} | Delay time, FSX low to DX valid | 6 | | 4P + 6 | | ns |

(1) 2P = 1/CLKG

For all SPI slave modes, CLKX must be a minimum of eight CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency will be LSPCLK/16; that is, 4.6875 MHz and P = 13.3 ns.




Figure 5-54. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1



www.ti.com

Table 5-72. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)

| NO. | | | MASTER | | SLAVE | | UNIT |
|-----|---------------------------|--------------------------------------|-------------------|-----|----------|-----|------|
| NO. | | | MIN | MAX | MIN | MAX | UNII |
| M58 | t _{su(DRV-CKXL)} | Setup time, DR valid before CLKX low | 30 | | 8P – 10 | | ns |
| M59 | t _{h(CKXL-DRV)} | Hold time, DR valid after CLKX low | 1 | | 8P – 10 | | ns |
| M60 | t _{su(FXL-CKXL)} | Setup time, FSX low before CLKX low | | | 16P + 10 | | ns |
| M61 | t _{c(CKX)} | Cycle time, CLKX | 2P ⁽¹⁾ | | 16P | | ns |

⁽¹⁾ 2P = 1/CLKG

Table 5-73. McBSP as SPI Master or Slave Switching Characteristics Over Recommended Operating Conditions (Unless Otherwise Noted) (CLKSTP = 11b, CLKXP = 1)⁽¹⁾

| NO. | | PARAMETER | | MASTER (2) | | SLAVE | |
|-----|-----------------------------|--|-------------------|------------|--------|---------|------|
| NO. | FARAMETER | | MIN | MAX | MIN | MAX | UNIT |
| M53 | t _{h(CKXH-FXL)} | Hold time, FSX low after CLKX high | Р | | | | ns |
| M54 | t _{d(FXL-CKXL)} | Delay time, FSX low to CLKX low | 2P ⁽¹⁾ | | | | ns |
| M55 | t _{d(CLKXH-DXV)} | Delay time, CLKX high to DX valid | -2 | 0 | 3P + 6 | 5P + 20 | ns |
| M56 | t _{dis(CKXH-DXHZ)} | Disable time, DX high impedance following last data bit from CLKX high | P + 6 | | 7P + 6 | | ns |
| M57 | t _{d(FXL-DXV)} | Delay time, FSX low to DX valid | 6 | | 4P + 6 | | ns |

⁽¹⁾ 2P = 1/CLKG

For all SPI slave modes, CLKX must be a minimum of eight CLKG cycles. Also CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16, that is 4.6875 MHz and P = 13.3 ns.




Figure 5-55. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

⁽²⁾ C = CLKX low pulse width = P

D = CLKX high pulse width = P

www.ti.com

5.10.4 Serial Communications Interface (SCI)

The SCI is a two-wire asynchronous serial port, commonly known as a UART. The SCI module supports digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format

The SCI receiver and transmitter each have a 16-level-deep FIFO for reducing servicing overhead, and each has its own separate enable and interrupt bits. Both can be operated independently for half-duplex communication, or simultaneously for full-duplex communication. To specify data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to different speeds through a 16-bit baud-select register.

Features of the SCI module include:

- Two external pins:
 - SCITXD: SCI transmit-output pin
 - SCIRXD: SCI receive-input pin

NOTE: Both pins can be used as GPIO if not used for SCI.

- Baud rate programmable to 64K different rates
- Data-word format
 - One start bit
 - Data-word length programmable from one to eight bits
 - Optional even/odd/no parity bit
 - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- · Two wakeup multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
 - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
 - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ format
- Auto baud-detect hardware logic
- 16-level transmit and receive FIFO

NOTE

All registers in this module are 8-bit registers. When a register is accessed, the register data is in the lower byte (bits 7–0), and the upper byte (bits 15–8) is read as zeros. Writing to the upper byte has no effect.

ADVANCE INFORMATION






Figure 5-56. SCI Block Diagram

The major elements used in full-duplex operation include:

- A transmitter (TX) and its major registers:
 - SCITXBUF register Transmitter Data Buffer register. Contains data (loaded by the CPU) to be transmitted
 - TXSHF register Transmitter Shift register. Accepts data from the SCITXBUF register and shifts data onto the SCITXD pin, one bit at a time
- · A receiver (RX) and its major registers:
 - RXSHF register Receiver Shift register. Shifts data in from the SCIRXD pin, one bit at a time
 - SCIRXBUF register Receiver Data Buffer register. Contains data to be read by the CPU. Data from a remote processor is loaded into the RXSHF register and then into the SCIRXBUF and SCIRXEMU registers
- A programmable baud generator
- Data-memory-mapped control and status registers enable the CPU to access the I²C module registers and FIFOs.

The SCI receiver and transmitter operate independently.



5.10.5 Serial Peripheral Interface (SPI)

The SPI is a high-speed synchronous serial input/output (I/O) port that allows a serial bit stream of programmed length (1 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communications between the microcontroller and external peripherals or another controller. Typical applications include external I/O or peripheral expansion via devices such as shift registers, display drivers, and ADCs. Multi-device communications are supported by the master/slave operation of the SPI. The port supports 16-level receive and transmit FIFOs for reducing CPU servicing overhead.

The SPI module features include:

- SPISOMI: SPI slave-output/master-input pin
- SPISIMO: SPI slave-input/master-output pin
- SPISTE: SPI slave transmit-enable pin
- SPICLK: SPI serial-clock pin
- · Two operational modes: master and slave
- Baud rate: 125 different programmable rates
- · Data word length: 1 to 16 data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
 - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
 - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive-and-transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
- 16-level transmit and receive FIFO
- Delayed transmit control
- 3-wire SPI mode
- SPISTE inversion for digital audio interface receive mode on devices with two SPI modules
- DMA support
- High-speed mode for up to 40-MHz full-duplex communication

The SPI operates in master or slave mode. The master initiates data transfer by sending the SPICLK signal. For both the slave and the master, data is shifted out of the shift registers on one edge of the SPICLK and latched into the shift register on the opposite SPICLK clock edge. If the CLOCK PHASE bit (SPICTL.3) is high, data is transmitted and received a half-cycle before the SPICLK transition. As a result, both controllers send and receive data simultaneously. The application software determines whether the data is meaningful or dummy data. There are three possible methods for data transmission:

- Master sends data; slave sends dummy data
- Master sends data; slave sends data
- Master sends dummy data; slave sends data

The master can initiate a data transfer at any time because it controls the SPICLK signal. The software, however, determines how the master detects when the slave is ready to broadcast data.




Figure 5-57. SPI



5.10.5.1 SPI Electrical Data and Timing

The following sections contain the SPI External Timings in Non-High-Speed Mode:

| Section 5.10.5.1.1 | Master Mode External Timings Where Clock Phase = 0 |
|--------------------|--|
| Section 5.10.5.1.2 | Master Mode External Timings Where Clock Phase = 1 |
| Section 5.10.5.1.3 | Slave Mode External Timings Where Clock Phase = 0 |
| Section 5.10.5.1.4 | Slave Mode External Timings Where Clock Phase = 1 |

The following sections contain the SPI External Timings in High-Speed Mode:

| Section 5.10.5.1.5 | High-Speed Master Mode External Timings Where Clock Phase = 0 |
|--------------------|---|
| Section 5.10.5.1.6 | High-Speed Master Mode External Timings Where Clock Phase = 1 |
| Section 5.10.5.1.7 | High-Speed Slave Mode External Timings Where Clock Phase = 0 |
| Section 5.10.5.1.8 | High-Speed Slave Mode External Timings Where Clock Phase = 1 |

NOTE

All timing parameters for SPI High-Speed Mode assume a load capacitance of 5 pF on SPICLK, SPISIMO, and SPISOMI.

For more information about the SPI in High-Speed mode, see the "Serial Peripheral Interface (SPI)" chapter of the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5).

In order to use the SPI in High-Speed mode, the application must use the high-speed enabled GPIOs (see Section 4.4.5).



5.10.5.1.1 Master Mode External Timings Where Clock Phase = 0

Table 5-74. SPI Master Mode External Timings Where (SPIBRR + 1) is Even or SPIBRR = 0 or 2


| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|---|---------------------------|-----------------------------|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 4t _{c(LSPCLK)} | 128t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M}-1$ | $0.5t_{c(SPC)M} + 1$ | ns |
| | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)M}-1$ | 0.5t _{c(SPC)M} + 1 | |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M}-1$ | 0.5 _{tc(SPC)M} + 1 | ns |
| | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | $0.5_{tc(SPC)M}-1$ | 0.5t _{c(SPC)M} + 1 | |
| 4 | t _{d(SPCH-SIMO)M} | Delay time, SPICLK high to SPISIMO valid (clock polarity = 0) | | 3 | ns |
| | t _{d(SPCL-SIMO)M} | Delay time, SPICLK low to SPISIMO valid (clock polarity = 1) | | 3 | |
| 5 | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0) | $0.5t_{\text{c(SPC)M}}-3$ | | ns |
| | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1) | $0.5t_{c(SPC)M}-3$ | | |
| 8 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 0) | 20 | | ns |
| | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 1) | 20 | | |
| 9 | th(SPCL-SOMI)M | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0) | 0 | | no |
| | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1) | 0 | | ns |
| 23 | t _{d(STE-SPCH)M} | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | $0.5t_{\text{c(SPC)}}-3$ | | ns |
| | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)} - 3$ | | |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | $0.5t_{\text{c(SPC)}}-3$ | | ns |
| | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | $0.5t_{c(SPC)} - 3$ | | |



Table 5-75. SPI Master Mode External Timings Where (SPIBRR + 1) is Odd and SPIBRR > 3

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|--|---|---|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 5t _{c(LSPCLK)} | 127t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | ns |
| 2 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | 115 |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | ns |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | 115 |
| 4 | t _{d(SPCH-SIMO)M} | Delay time, SPICLK high to SPISIMO valid (clock polarity = 0) | | 3 | ns |
| 4 | t _{d(SPCL-SIMO)M} | Delay time, SPICLK low to SPISIMO valid (clock polarity = 1) | | 3 | 115 |
| 5 | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 3$ | | 20 |
| 3 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 3$ | | ns |
| 8 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 0) | 20 | | 20 |
| 0 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 1) | 20 | | ns |
| 9 | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0) | 0 | | 20 |
| 9 | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1) | 0 | | ns |
| 23 | t _{d(STE-SPCH)M} | Delay time, $\overline{\text{SPISTE}}$ low to SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)} - 3$ | | 200 |
| 23 | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)} - 3$ | | ns |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | $0.5t_{c(SPC)} - 3$ | | ne |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | $0.5t_{c(SPC)} - 3$ | | ns |





On the trailing end of the word, SPISTE will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 5-58. SPI Master Mode External Timing (Clock Phase = 0)




5.10.5.1.2 Master Mode External Timings Where Clock Phase = 1

Table 5-76. SPI Master Mode External Timings Where (SPIBRR + 1) is Even or SPIBRR = 0 or 2

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|---|-----------------------------|-----------------------------|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 4t _{c(LSPCLK)} | 128t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M}-1$ | 0.5t _{c(SPC)M} + 1 | ns |
| 2 | t _{w(SPCL))M} | Pulse duration, SPICLK low (clock polarity = 1) | $0.5t_{\text{C(SPC)M}}-1$ | 0.5t _{c(SPC)M} + 1 | 115 |
| 2 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M}-1$ | 0.5t _{c(SPC)M} + 1 | 20 |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | 0.5t _{c(SPC)M} - 1 | 0.5t _{c(SPC)M} + 1 | ns |
| 6 | t _d (SIMO-SPCH)M | Delay time, SPISIMO data valid to SPICLK high (clock polarity = 0) | | 0.5t _{c(SPC)M} - 3 | 20 |
| 0 | t _d (SIMO-SPCL)M | Delay time, SPISIMO data valid to SPICLK low (clock polarity = 1) | | 0.5t _{c(SPC)M} - 3 | ns |
| 7 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0) | $0.5t_{\text{C(SPC)M}}-3$ | | ns |
| , | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)M} - 3 | | |
| 10 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 0) | 20 | | 20 |
| 10 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 1) | 20 | | ns |
| 11 | t _h (SPCH-SOMI)M | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 0 | | ns |
| 11 | t _h (SPCL-SOMI)M | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 0 | | 115 |
| 23 | t _{d(STE-SPCH)M} | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)} - 3$ | | 20 |
| 23 | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)} - 3 | | ns |
| 24 | t _d (SPCL-STE)M | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | 0.5t _{c(SPC)} - 3 | | ne |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | 0.5t _{c(SPC)} - 3 | | ns |

Table 5-77. SPI Master Mode External Timings Where (SPIBRR + 1) is Odd or SPIBRR > 3

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|---|---|---|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 5t _{c(LSPCLK)} | 127t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | 20 |
| 2 | t _{w(SPCL))M} | Pulse duration, SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | ns |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | 20 |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | $0.5_{tc(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | ns |
| 6 | t _{d(SIMO-SPCH)M} | Delay time, SPISIMO data valid to SPICLK high (clock polarity = 0) | | $0.5t_{\text{c(SPC)M}} - 0.5t_{\text{c(LSPCLK)}} - 3$ | ns |
| 0 | t _{d(SIMO-SPCL)M} | Delay time, SPISIMO data valid to SPICLK low (clock polarity = 1) | | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 3$ | 115 |
| 7 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 3$ | | |
| / | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1) | $0.5t_{\text{c(SPC)M}} - 0.5t_{\text{c(LSPCLK)}} - 3$ | | ns |
| 10 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 0) | 20 | | 20 |
| 10 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 1) | 20 | | ns |
| 11 | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 0 | | 20 |
| 11 | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 0 | | ns |
| 23 | t _{d(STE-SPCH)M} | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | 0.5t _{c(SPC)} – 3 | | ns |
| 23 | t _{d(STE-SPCL)M} | Delay time, $\overline{\text{SPISTE}}$ low to SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)} – 3 | | 119 |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | 0.5t _{c(SPC)} – 3 | | ns |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | 0.5t _{c(SPC)} – 3 | | 119 |



A. On the trailing end of the word, SPISTE will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 5-59. SPI Master Mode External Timing (Clock Phase = 1)



5.10.5.1.3 Slave Mode External Timings Where Clock Phase = 0

Table 5-78. SPI Slave Mode External Timings Where Clock Phase = 0

| NO. | | | MIN | MAX | UNIT | |
|-----|-----------------------------|---|-------------------------|-----|------|--|
| 12 | t _{c(SPC)S} | Cycle time, SPICLK | 4t _{c(SYSCLK)} | | ns | |
| 13 | tw(SPCH)S | Pulse duration, SPICLK high (clock polarity = 0) | $2t_{c(SYSCLK)} - 1$ | | ns | |
| 13 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 1) | $2t_{c(SYSCLK)} - 1$ | | 113 | |
| 14 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 0) | $2t_{c(SYSCLK)} - 1$ | | ns | |
| 14 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 1) | $2t_{c(SYSCLK)} - 1$ | | 115 | |
| 15 | t _{d(SPCH-SOMI)S} | Delay time, SPICLK high to SPISOMI valid (clock polarity = 0) | | 20 | ns | |
| 13 | t _{d(SPCL-SOMI)S} | Delay time, SPICLK low to SPISOMI valid (clock polarity = 1) | | 20 | 115 | |
| 16 | t _{v(SPCH-SOMI)S} | Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 0 | | | |
| 16 | t _{v(SPCL-SOMI)S} | Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 0 | | ns | |
| 19 | t _{su(SIMO-SPCL)S} | Setup time, SPISIMO before SPICLK low (clock polarity = 0) | 5 | | | |
| 19 | t _{su(SIMO-SPCH)S} | Setup time, SPISIMO before SPICLK high (clock polarity = 1) | 5 | | ns | |
| 20 | th(SPCL-SIMO)S | Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0) | 5 | | 20 | |
| 20 | th(SPCH-SIMO)S | Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1) | 5 | | ns | |
| 25 | t _{su(STE-SPCH)S} | Setup time, SPISTE valid before SPICLK high (clock polarity = 0) | $2t_{c(SYSCLK)}$ | | 20 | |
| 25 | t _{su(STE-SPCL)S} | Setup time, SPISTE valid before SPICLK low (clock polarity = 1) | $2t_{c(SYSCLK)}$ | | ns | |
| 26 | t _{h(SPCL-STE)S} | Hold time, SPISTE invalid after SPICLK low (clock polarity = 0) | 2t _{c(SYSCLK)} | | nc | |
| 20 | t _{h(SPCH-STE)S} | Hold time, SPISTE invalid after SPICLK high (clock polarity = 1) | 2t _{c(SYSCLK)} | | ns | |




Figure 5-60. SPI Slave Mode External Timing (Clock Phase = 0)

Specifications



5.10.5.1.4 Slave Mode External Timings Where Clock Phase = 1

Table 5-79. SPI Slave Mode External Timings Where Clock Phase = 1

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|---|-----------------------------|-----|------|
| 12 | t _{c(SPC)S} | Cycle time, SPICLK | 8t _{c(SYSCLK)} | | ns |
| 13 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 0) | 4t _{c(SYSCLK)} - 1 | | no |
| 13 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 1) | 4t _{c(SYSCLK)} - 1 | | ns |
| 14 | tw(SPCL)S | Pulse duration, SPICLK low (clock polarity = 0) | 4t _{c(SYSCLK)} - 1 | | no |
| 14 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 1) | 4t _{c(SYSCLK)} - 1 | | ns |
| 17 | t _{d(SPCL-SOMI)S} | Delay time, SPICLK low to SPISOMI (clock polarity = 0) | | 20 | no |
| 17 | t _{d(SPCH-SOMI)S} | Delay time, SPICLK high to SPISOMI (clock polarity = 1) | | 20 | ns |
| 18 | t _{v(SPCL-SOMI)S} | Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0) | 0 | | |
| 18 | t _v (SPCH-SOMI)S | Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1) | 0 | | ns |
| 21 | t _{su(SIMO-SPCH)S} | Setup time, SPISIMO before SPICLK high (clock polarity = 0) | 5 | | 5 |
| 21 | t _{su(SIMO-SPCL)S} | Setup time, SPISIMO before SPICLK low (clock polarity = 1) | 5 | | ns |
| 22 | th(SPCH-SIMO)S | Hold time, SPISIMO data valid after SPICLK high (clock polarity = 0) | 5 | | 20 |
| 22 | t _{h(SPCL-SIMO)S} | Hold time, SPISIMO data valid after SPICLK low (clock polarity = 1) | 5 | | ns |
| 25 | t _{su(STE-SPCH)S} | Setup time, SPISTE valid before SPICLK high (clock polarity = 0) | 2t _{c(SYSCLK)} | | |
| 25 | t _{su(STE-SPCL)S} | Setup time, SPISTE valid before SPICLK low (clock polarity = 1) | 2t _{c(SYSCLK)} | | ns |
| 26 | t _{h(STE-SPCL)S} | Hold time, SPISTE invalid after SPICLK low (clock polarity = 0) | 2t _{c(SYSCLK)} | | |
| 20 | t _h (STE-SPCH)S | Hold time, SPISTE invalid after SPICLK high (clock polarity = 1) | 2t _{c(SYSCLK)} | | ns |




Figure 5-61. SPI Slave Mode External Timing (Clock Phase = 1)



5.10.5.1.5 High-Speed Master Mode External Timings Where Clock Phase = 0

Table 5-80. High-Speed SPI Master Mode External Timings Where (SPIBRR + 1) is Even or SPIBRR = 0 or 2


| NO. | | | MIN | MAX | UNIT | |
|-----|-----------------------------|---|-----------------------------|-----------------------------|------|--|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 4t _{c(LSPCLK)} | 128t _{c(LSPCLK)} | ns | |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | 0.5t _{c(SPC)M} - 1 | 0.5t _{c(SPC)M} + 1 | 20 | |
| 2 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)M} - 1 | 0.5t _{c(SPC)M} + 1 | ns | |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} - 1$ | 0.5 _{tc(SPC)M} + 1 | 20 | |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | 0.5 _{tc(SPC)M} - 1 | 0.5t _{c(SPC)M} + 1 | ns | |
| 4 | t _d (SPCH-SIMO)M | Delay time, SPICLK high to SPISIMO valid (clock polarity = 0) | | 1 | ns | |
| 4 | t _{d(SPCL-SIMO)M} | Delay time, SPICLK low to SPISIMO valid (clock polarity = 1) | | 1 | | |
| 5 | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0) | 0.5t _{c(SPC)M} - 1 | | | |
| 5 | t _v (SPCH-SIMO)M | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1) | 0.5t _{c(SPC)M} - 1 | | ns | |
| 8 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 0) | 1 | | | |
| 8 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 1) | 1 | | ns | |
| 9 | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0) | 5 | | 20 | |
| 9 | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1) | 5 | | ns | |
| 23 | t _{d(STE-SPCH)M} | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)} - 1$ | | 20 | |
| 23 | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)} - 1$ | | ns | |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | 0.5t _{c(SPC)} - 1 | | | |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | 0.5t _{c(SPC)} - 1 | | ns | |



Table 5-81. High-Speed SPI Master Mode External Timings Where (SPIBRR + 1) is Odd and SPIBRR > 3

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|--|---|---|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 5t _{c(LSPCLK)} | 127t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | ns |
| | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | 115 |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | ns |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | 115 |
| 4 | t _{d(SPCH-SIMO)M} | Delay time, SPICLK high to SPISIMO valid (clock polarity = 0) | | 1 | ns |
| 4 | t _{d(SPCL-SIMO)M} | Delay time, SPICLK low to SPISIMO valid (clock polarity = 1) | | 1 | 115 |
| 5 | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | | 20 |
| 5 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | | ns |
| 8 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 0) | 6 | | 20 |
| 0 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 1) | 6 | | ns |
| 9 | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0) | 7 | | 20 |
| 9 | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1) | 7 | | ns |
| 23 | t _{d(STE-SPCH)M} | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | 0.5t _{c(SPC)} – 1 | | nc |
| 23 | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)} – 1 | | ns |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to $\overline{\text{SPISTE}}$ invalid (clock polarity = 0) | 0.5t _{c(SPC)} – 1 | | ns |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to $\overline{\text{SPISTE}}$ invalid (clock polarity = 1) | 0.5t _{c(SPC)} – 1 | | 110 |





A. On the trailing end of the word, SPISTE will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 5-62. High-Speed SPI Master Mode External Timing (Clock Phase = 0)




5.10.5.1.6 High-Speed Master Mode External Timings Where Clock Phase = 1

Table 5-82. High-Speed SPI Master Mode External Timings Where (SPIBRR + 1) is Even or SPIBRR = 0 or 2

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|---|-----------------------------|-----------------------------|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | $4t_{c(LSPCLK)}$ | 128t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} - 1$ | $0.5t_{c(SPC)M} + 1$ | no |
| 2 | t _{w(SPCL))M} | Pulse duration, SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)M} - 1 | $0.5t_{c(SPC)M} + 1$ | ns |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} - 1$ | $0.5t_{c(SPC)M} + 1$ | 2 |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | $0.5t_{c(SPC)M}-1$ | 0.5t _{c(SPC)M} + 1 | ns |
| 6 | t _{d(SIMO-SPCH)M} | Delay time, SPISIMO data valid to SPICLK high (clock polarity = 0) | | $0.5t_{c(SPC)M}-1$ | no |
| 0 | t _{d(SIMO-SPCL)M} | Delay time, SPISIMO data valid to SPICLK low (clock polarity = 1) | | $0.5t_{c(SPC)M}-1$ | ns |
| 7 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0) | 0.5t _{c(SPC)M} - 1 | | |
| , | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)M} - 1 | | ns |
| 10 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 0) | 1 | | 20 |
| 10 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 1) | 1 | | ns |
| 11 | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 7 | | nc |
| 11 | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 7 | | ns |
| 23 | t _{d(STE-SPCH)} M | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)} - 1$ | | no |
| 23 | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)} – 1 | | ns |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | 0.5t _{c(SPC)} - 1 | | nc |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | 0.5t _{c(SPC)} – 1 | | ns |

Table 5-83. High-Speed SPI Master Mode External Timings Where (SPIBRR + 1) is Odd or SPIBRR > 3

| NO. | | | MIN | MAX | UNIT |
|-----|-----------------------------|---|---|---|------|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK | 5t _{c(LSPCLK)} | 127t _{c(LSPCLK)} | ns |
| 2 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | 20 |
| 2 | t _{w(SPCL))M} | Pulse duration, SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$ | ns |
| 3 | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | 20 |
| 3 | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1) | $0.5_{tc(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$ | ns |
| 6 | t _{d(SIMO-SPCH)M} | Delay time, SPISIMO data valid to SPICLK high (clock polarity = 0) | | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | ns |
| | t _{d(SIMO-SPCL)M} | Delay time, SPISIMO data valid to SPICLK low (clock polarity = 1) | | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | 115 |
| 7 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0) | $0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$ | | 20 |
| , | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1) | $0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$ | | ns |
| 10 | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 0) | 1 | | |
| 10 | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 1) | 1 | | ns |
| 11 | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 5 | | 20 |
| 11 | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 5 | | ns |
| 23 | t _{d(STE-SPCH)M} | Delay time, SPISTE low to SPICLK high (clock polarity = 0) | 0.5t _{c(SPC)} – 1 | | nc |
| 23 | t _{d(STE-SPCL)M} | Delay time, SPISTE low to SPICLK low (clock polarity = 1) | 0.5t _{c(SPC)} – 1 | | ns |
| 24 | t _{d(SPCL-STE)M} | Delay time, SPICLK low to SPISTE invalid (clock polarity = 0) | 0.5t _{c(SPC)} – 1 | | ns |
| 24 | t _{d(SPCH-STE)M} | Delay time, SPICLK high to SPISTE invalid (clock polarity = 1) | 0.5t _{c(SPC)} – 1 | | 119 |



A. On the trailing end of the word, SPISTE will go inactive except between back-to-back transmit words in both FIFO and

Figure 5-63. High-Speed SPI Master Mode External Timing (Clock Phase = 1)



5.10.5.1.7 High-Speed Slave Mode External Timings Where Clock Phase = 0

Table 5-84. High-Speed SPI Slave Mode External Timings Where Clock Phase = 0

| NO. | | | MIN | MAX | UNIT | |
|-----|-----------------------------|---|-----------------------------|-----|------|--|
| 12 | t _{c(SPC)S} | Cycle time, SPICLK | 4t _{c(SYSCLK)} | | ns | |
| 13 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 0) | 2t _{c(SYSCLK)} - 1 | | ns | |
| 13 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 1) | $2t_{c(SYSCLK)} - 1$ | | 115 | |
| 14 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 0) | 2t _{c(SYSCLK)} - 1 | | no | |
| 14 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 1) | 2t _{c(SYSCLK)} - 1 | | ns | |
| 15 | t _{d(SPCH-SOMI)S} | Delay time, SPICLK high to SPISOMI valid (clock polarity = 0) | | 9 | no | |
| 15 | t _{d(SPCL-SOMI)S} | Delay time, SPICLK low to SPISOMI valid (clock polarity = 1) | | 9 | ns | |
| 40 | t _{v(SPCH-SOMI)S} | Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 0 | | | |
| 16 | t _{v(SPCL-SOMI)S} | Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 0 | | ns | |
| 19 | t _{su(SIMO-SPCL)S} | Setup time, SPISIMO before SPICLK low (clock polarity = 0) | 5 | 5 | | |
| 19 | t _{su(SIMO-SPCH)S} | Setup time, SPISIMO before SPICLK high (clock polarity = 1) | 5 | | ns | |
| 20 | t _{h(SPCL-SIMO)S} | Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0) | 5 | | 20 | |
| 20 | t _{h(SPCH-SIMO)S} | Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1) | 5 | | ns | |
| 0.5 | t _{su(STE-SPCH)S} | Setup time, SPISTE valid before SPICLK high (clock polarity = 0) | 2t _{c(SYSCLK)} | | | |
| 25 | t _{su(STE-SPCL)S} | Setup time, SPISTE valid before SPICLK low (clock polarity = 1) | 2t _{c(SYSCLK)} | | ns | |
| 26 | t _{h(SPCL-STE)S} | Hold time, SPISTE invalid after SPICLK low (clock polarity = 0) | 2t _{c(SYSCLK)} | | 200 | |
| 20 | t _{h(SPCH-STE)S} | Hold time, SPISTE invalid after SPICLK high (clock polarity = 1) | 2t _{c(SYSCLK)} | | ns | |




Figure 5-64. High-Speed SPI Slave Mode External Timing (Clock Phase = 0)

156 Specifications

STRUMENTS

5.10.5.1.8 High-Speed Slave Mode External Timings Where Clock Phase = 1

Table 5-85. High-Speed SPI Slave Mode External Timings Where Clock Phase = 1

| NO. | | | MIN MA | UNIT |
|-----|-----------------------------|---|-----------------------------|---------|
| 12 | t _{c(SPC)S} | Cycle time, SPICLK | 8t _{c(SYSCLK)} | ns |
| 13 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 0) | 4t _{c(SYSCLK)} – 1 | ns |
| 13 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 1) | 4t _{c(SYSCLK)} – 1 | 115 |
| 14 | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 0) | 4t _{c(SYSCLK)} – 1 | no |
| 14 | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 1) | 4t _{c(SYSCLK)} – 1 | ns |
| 17 | t _{d(SPCL-SOMI)S} | Delay time, SPICLK low to SPISOMI (clock polarity = 0) | | 9 |
| 17 | t _{d(SPCH-SOMI)S} | Delay time, SPICLK high to SPISOMI (clock polarity = 1) | | ns 9 |
| 40 | t _{v(SPCL-SOMI)S} | Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0) | 0 | |
| 18 | t _{v(SPCH-SOMI)S} | Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1) | 0 | ns |
| 21 | t _{su(SIMO-SPCH)S} | Setup time, SPISIMO before SPICLK high (clock polarity = 0) | 5 | |
| 21 | t _{su(SIMO-SPCL)S} | Setup time, SPISIMO before SPICLK low (clock polarity = 1) | 5 | ns |
| 22 | t _{h(SPCH-SIMO)S} | Hold time, SPISIMO data valid after SPICLK high (clock polarity = 0) | 5 | |
| 22 | t _{h(SPCL-SIMO)S} | Hold time, SPISIMO data valid after SPICLK low (clock polarity = 1) | 5 | ns |
| 25 | t _{su(STE-SPCH)S} | Setup time, SPISTE valid before SPICLK high (clock polarity = 0) | 2t _{c(SYSCLK)} | |
| 25 | t _{su(STE-SPCL)S} | Setup time, SPISTE valid before SPICLK low (clock polarity = 1) | 2t _{c(SYSCLK)} | ns |
| 26 | t _{h(STE-SPCL)S} | Hold time, SPISTE invalid after SPICLK low (clock polarity = 0) | 2t _{c(SYSCLK)} | |
| 20 | t _{h(STE-SPCH)S} | Hold time, SPISTE invalid after SPICLK high (clock polarity = 1) | 2t _{c(SYSCLK)} | ns |




Figure 5-65. High-Speed SPI Slave Mode External Timing (Clock Phase = 1)



5.10.6 Universal Serial Bus (USB) Controller

The USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB host or device functions.

The USB module has the following features:

- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation
- Integrated PHY
- Four transfer types: control, interrupt, bulk, and isochronous
- 32 endpoints
 - One dedicated control IN endpoint and one dedicated control OUT endpoint
 - 15 configurable IN endpoints and 15 configurable OUT endpoints
- Four KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- Efficient transfers using DMA controller
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data




Figure 5-66. USB Block Diagram

NOTE

The accuracy of the on-chip zero-pin oscillator (Table 5-17, Internal Oscillator Electrical Characteristics) will not meet the accuracy requirements of the USB protocol. An external clock source must be used for applications using USB. For applications using the USB boot mode, see Section 6.6.4 (Boot ROM and Peripheral Booting) for clock frequency requirements.



5.10.6.1 USB Electrical Data and Timing

Table 5-86. USB Input Ports DP and DM Timing Requirements

| | | MIN | MAX | UNIT |
|-----------------|--------------------------------------|-----|-----|------|
| V(CM) | Differential input common mode range | 0.8 | 2.5 | V |
| Z(IN) | Input impedance | 300 | | kΩ |
| VCRS | Crossover voltage | 1.3 | 2.0 | V |
| V _{IL} | Static SE input logic-low level | 0.8 | | V |
| V _{IH} | Static SE input logic-high level | | 2.0 | V |
| VDI | Differential input voltage | | 0.2 | V |

Table 5-87. USB Output Ports DP and DM Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT | | |
|----------------|---------------------|--|-----|-----|------|--|--|
| V_{OH} | D+, D- single-ended | USB 2.0 load conditions | 2.8 | 3.6 | V | | |
| V_{OL} | D+, D- single-ended | USB 2.0 load conditions | 0 | 0.3 | V | | |
| Z(DRV) | D+, D- impedance | | 28 | 44 | Ω | | |
| t _r | Rise time | Full speed, differential, $C_L = 50$ pF, 10%/90%, Rpu on D+ | 4 | 20 | ns | | |
| t _f | Fall time | Full speed, differential, C _L = 50 pF, 10%/90%, Rpu on D+ | 4 | 20 | ns | | |

5.10.7 Universal Parallel Port (uPP)

The uPP is a high-speed parallel interface with dedicated data lines and minimal control signals. It is designed to interface cleanly with high-speed ADCs or DACs with 8-bit data width. It can also be interconnected with field-programmable gate arrays (FPGAs) or other uPP devices to achieve high-speed digital data transfer. It can operate in receive mode or transmit mode (simplex mode).

The uPP includes an internal DMA controller to maximize throughput and minimize CPU overhead during high-speed data transmission. All uPP transactions use internal DMA to feed data to or retrieve data from the I/O channels. Even though there is only one I/O channel, the DMA controller includes two DMA channels to support data interleave mode, in which all DMA resources service a single I/O channel.

On this device, the uPP is the dedicated resource for the CPU1 subsystem. CPU1, CPU1.CLA1, and CPU1.DMA have access to this module. Two dedicated 512-byte data RAMs (also known as MSG RAMs) are tightly coupled with the uPP module (one for each, TX and RX). These data RAMs are used to store the bulk of data to avoid frequent interruptions to the CPU. Only CPU1 and CPU1.CLA1 have access to these data RAMs. Figure 5-67 shows the integration of the uPP on this device.




Figure 5-67. uPP Integration

NOTE

On some TI devices, the uPP IP is also called the Radio Peripheral Interface (RPI) module.



The uPP supports the following:

- Mainstream high-speed data converters with parallel conversion interface.
- Mainstream high-speed streaming interface with frame START indication.
- Mainstream high-speed streaming interface with data ENABLE indication.
- Mainstream high-speed streaming interface with synchronization WAIT signal.
- SDR (single-data-rate) or DDR (double-data-rate, interleaved) interface.
- Multiplexing of interleaved data in SDR transmit case.
- De-multiplexing and multiplexing of interleaved data in DDR case.
- I/O interface clock frequency up to 50 MHz for SDR, and 25 MHz for DDR.
- Single-channel 8-bit input receive or output transmit mode.
- Max throughput is 50MB/s for pure read or pure write.
- Available as a DSP to FPGA general-purpose streaming interface.




Figure 5-68. uPP Functional Block Diagram

5.10.7.1 uPP Electrical Data and Timing

Table 5-88. uPP Timing Requirements (see Figure 5-69, Figure 5-70, Figure 5-71, and Figure 5-72)


| NO. | | | | MIN | MAX | UNIT |
|-----|--|--|----------|-----|-----|------|
| 4 | | Cycle time CLV | SDR mode | 20 | | |
| 1 | t _{c(CLK)} | Cycle time, CLK | DDR mode | 40 | | ns |
| 2 | | Dulga width CLIV high | SDR mode | 8 | | |
| | t _{w(CLKH)} | Pulse width, CLK high | DDR mode | 18 | | ns |
| 3 | | Pulso width CLK low | SDR mode | 8 | | no |
| 3 | t _{w(CLKL)} | Pulse width, CLK low | DDR mode | 18 | | ns |
| 4 | t _{su(STV-CLKH)} Setup time, START valid before CLK high | | | | | ns |
| 5 | t _{h(CLKH-STV)} Hold time, START valid after CLK high | | | | | ns |
| 6 | t _{su(ENV-CLKH)} Setup time, ENABLE valid before CLK high | | | | | ns |
| 7 | t _{h(CLKH-ENV)} Hold time, ENABLE valid after CLK high | | | | | ns |
| 8 | t _{su(DV-CLKH)} Setup time, DATA valid before CLK high | | | | | ns |
| 9 | t _{h(CLKH-DV)} | Hold time, DATA valid after CLK high | | 8.0 | | ns |
| 10 | t _{su(DV-CLKL)} | Setup time, DATA valid before CLK low | | 4 | | ns |
| 11 | t _{h(CLKL-DV)} | Hold time, DATA valid after CLK low | | 8.0 | | ns |
| 19 | t _{su(WTV-CLKH)} | Setup time, WAIT valid before CLK high | SDR mode | 20 | | ns |
| 20 | t _{h(CLKH-WTV)} | Hold time, WAIT valid after CLK high | SDR mode | 0 | | ns |
| 21 | t _{su(WTV-CLKL)} | Setup time, WAIT valid before CLK low | DDR mode | 20 | | ns |
| 22 | t _{h(CLKL-WTV)} | Hold time, WAIT valid after CLK low | DDR mode | 0 | | ns |

Table 5-89. uPP Switching Characteristics

over recommended operating conditions (unless otherwise noted)

| NO. | | PARAMETER | | MIN | MAX | UNIT |
|-----|------------------------------|---|----------|-----|-----|------|
| 12 | $t_{c(CLK)}$ Cycle time, CLK | | SDR mode | 20 | | 20 |
| 12 | | | DDR mode | 40 | | ns |
| 40 | | D. L. THE OLIVER | | 8 | | |
| 13 | t _{w(CLKH)} | Pulse width, CLK high | DDR mode | 18 | | ns |
| 1.1 | | Dulce width Cl V low | SDR mode | 8 | | 20 |
| 14 | t _{w(CLKL)} | Pulse width, CLK low | DDR mode | 18 | | ns |
| 15 | t _{d(CLKH-STV)} | Delay time, START valid after CLK high | • | 3 | 12 | ns |
| 16 | t _{d(CLKH-ENV)} | Delay time, ENABLE valid after CLK high | | 3 | 12 | ns |
| 17 | t _{d(CLKH-DV)} | Delay time, DATA valid after CLK high | | 3 | 12 | ns |
| 18 | t _{d(CLKL-DV)} | Delay time, DATA valid after CLK low | | 3 | 12 | ns |








Figure 5-70. uPP Double Data Rate (DDR) Receive Timing




Figure 5-71. uPP Single Data Rate (SDR) Transmit Timing




Figure 5-72. uPP Double Data Rate (DDR) Transmit Timing



6 Detailed Description

6.1 Overview

The Delfino TMS320F2837xS is a powerful 32-bit floating-point microcontroller unit (MCU) that lets designers consolidate control architectures and eliminate multiprocessor use in high-end systems.

The real-time control subsystem is based on TI's 32-bit C28x floating-point CPU, which provides 200 MHz of signal processing performance. The C28x CPU is further boosted by the new TMU accelerator, which enables fast execution of algorithms with trigonometric operations common in transforms and torque loop calculations; and the VCU accelerator, which reduces the latency for complex math operations common in encoded applications.

The F2837xS features a real-time control accelerator, also known as CLA. The CLA provides an additional floating-point accelerator used to run parallel time-critical control algorithms, providing bandwidth for the C28x to focus on system tasks.

The TMS320F2837xS supports up to 1MB of onboard flash memory with ECC and up to 164KB of SRAM. Two 128-bit secure zones are also available on the CPU for code protection.

Performance analog and control peripherals are also integrated on the F2837xS MCU to further enable system consolidation. Four independent 16-bit ADCs provide precise and efficient management of multiple analog signals, which ultimately boosts system throughput. New sigma-delta peripherals enable isolated current shunt measurements and windowed comparators allow protection of power stage when current limit conditions are exceeded or not met. Other analog and control peripherals include DACs, PWMs, eCAPs, eQEPs, and other peripherals.

Peripherals such as dual EMIFs and dual ISO11898-1 (CAN 2.0B) extend the connectivity of the F2837xS. A USB 2.0 host port with MAC and PHY lets users easily add USB connectivity to their application.

6.2 Functional Block Diagram

Figure 6-1 shows the CPU system and associated peripherals.






Figure 6-1. Functional Block Diagram



6.3 Memory

6.3.1 C28x Memory Map

The C28x memory map is described in Table 6-1. Memories accessible by the CLA or DMA (direct memory access) are noted as well.

Table 6-1. C28x Memory Map

| MEMORY | SIZE | START ADDRESS | END ADDRESS | CLA ACCESS | DMA ACCESS |
|-------------------------|-----------|---------------|-------------|------------|------------|
| M0 RAM | 1K x 16 | 0x0000 0000 | 0x0000 03FF | | |
| M1 RAM | 1K x 16 | 0x0000 0400 | 0x0000 07FF | | |
| PieVectTable | 512 x 16 | 0x0000 0D00 | 0x0000 0EFF | | |
| CLA to CPU MSGRAM | 128 x 16 | 0x0000 1480 | 0x0000 14FF | Yes | |
| CPU to CLA MSGRAM | 128 x 16 | 0x0000 1500 | 0x0000 157F | Yes | |
| UPP TX MSG RAM | 512 x 16 | 0x0000 6C00 | 0x0000 6DFF | Yes | |
| UPP RX MSG RAM | 512 x 16 | 0x0000 6E00 | 0x0000 6FFF | Yes | |
| LS0 RAM | 2K x 16 | 0x0000 8000 | 0x0000 87FF | Yes | |
| LS1 RAM | 2K x 16 | 0x0000 8800 | 0x0000 8FFF | Yes | |
| LS2 RAM | 2K x 16 | 0x0000 9000 | 0x0000 97FF | Yes | |
| LS3 RAM | 2K x 16 | 0x0000 9800 | 0x0000 9FFF | Yes | |
| LS4 RAM | 2K x 16 | 0x0000 A000 | 0x0000 A7FF | Yes | |
| LS5 RAM | 2K x 16 | 0x0000 A800 | 0x0000 AFFF | Yes | |
| D0 RAM | 2K x 16 | 0x0000 B000 | 0x0000 B7FF | | |
| D1 RAM | 2K x 16 | 0x0000 B800 | 0x0000 BFFF | | |
| GS0 RAM | 4K x 16 | 0x0000 C000 | 0x0000 CFFF | | Yes |
| GS1 RAM | 4K x 16 | 0x0000 D000 | 0x0000 DFFF | | Yes |
| GS2 RAM | 4K x 16 | 0x0000 E000 | 0x0000 EFFF | | Yes |
| GS3 RAM | 4K x 16 | 0x0000 F000 | 0x0000 FFFF | | Yes |
| GS4 RAM | 4K x 16 | 0x0001 0000 | 0x0001 0FFF | | Yes |
| GS5 RAM | 4K x 16 | 0x0001 1000 | 0x0001 1FFF | | Yes |
| GS6 RAM | 4K x 16 | 0x0001 2000 | 0x0001 2FFF | | Yes |
| GS7 RAM | 4K x 16 | 0x0001 3000 | 0x0001 3FFF | | Yes |
| GS8 RAM | 4K x 16 | 0x0001 4000 | 0x0001 4FFF | | Yes |
| GS9 RAM | 4K x 16 | 0x0001 5000 | 0x0001 5FFF | | Yes |
| GS10 RAM | 4K x 16 | 0x0001 6000 | 0x0001 6FFF | | Yes |
| GS11 RAM | 4K x 16 | 0x0001 7000 | 0x0001 7FFF | | Yes |
| GS12 RAM ⁽¹⁾ | 4K x 16 | 0x0001 8000 | 0x0001 8FFF | | Yes |
| GS13 RAM ⁽¹⁾ | 4K x 16 | 0x0001 9000 | 0x0001 9FFF | | Yes |
| GS14 RAM ⁽¹⁾ | 4K x 16 | 0x0001 A000 | 0x0001 AFFF | | Yes |
| GS15 RAM ⁽¹⁾ | 4K x 16 | 0x0001 B000 | 0x0001 BFFF | | Yes |
| USB RAM | 2K x 16 | 0x0004 1000 | 0x0004 17FF | | Yes |
| CAN A Message RAM | 2K x 16 | 0x0004 9000 | 0x0004 97FF | | |
| CAN B Message RAM | 2K x 16 | 0x0004 B000 | 0x0004 B7FF | | |
| Flash Bank 0 | 256K x 16 | 0x0008 0000 | 0x000B FFFF | | |
| Flash Bank 1 | 256K x 16 | 0x000C 0000 | 0x000F FFFF | | |
| Secure ROM | 32K x 16 | 0x003F 0000 | 0x003F 7FFF | | |
| Boot ROM | 32K x 16 | 0x003F 8000 | 0x003F FFBF | | |
| Vectors | 64 x 16 | 0x003F FFC0 | 0x003F FFFF | | |

⁽¹⁾ Only available on F28377S and F28375S.



6.3.2 Flash Memory Map

The F28377S and F28375S devices have two flash banks (256KW each) for a total of 512KW. Only one bank can be programmed or erased at a time and the code to program the flash should be executed out of RAM. The wait-states on Bank 1 reads are always one cycle greater than reads from Bank 0. See Section 5.7.4 for details on flash wait-states. Table 6-2 shows the addresses of flash sectors.

Table 6-2. Addresses of Flash Sectors on F28377S and F28375S

| SECTOR | SIZE | START ADDRESS | END ADDRESS |
|-----------------------------------|----------|---------------|-------------|
| | ОТ | P Sectors | |
| TI OTP Bank 0 | 1K x 16 | 0x0007 0000 | 0x0007 03FF |
| User configurable DCSM OTP Bank 0 | 1K x 16 | 0x0007 8000 | 0x0007 83FF |
| TI OTP Bank 1 | 1K x 16 | 0x0007 0800 | 0x0007 0BFF |
| User configurable DCSM OTP Bank 1 | 1K x 16 | 0x0007 8800 | 0x0007 8BFF |
| | Banl | k 0 Sectors | |
| Sector A | 8K x 16 | 0x0008 0000 | 0x0008 1FFF |
| Sector B | 8K x 16 | 0x0008 2000 | 0x0008 3FFF |
| Sector C | 8K x 16 | 0x0008 4000 | 0x0008 5FFF |
| Sector D | 8K x 16 | 0x0008 6000 | 0x0008 7FFF |
| Sector E | 32K x 16 | 0x0008 8000 | 0x0008 FFFF |
| Sector F | 32K x 16 | 0x0009 0000 | 0x0009 7FFF |
| Sector G | 32K x 16 | 0x0009 8000 | 0x0009 FFFF |
| Sector H | 32K x 16 | 0x000A 0000 | 0x000A 7FFF |
| Sector I | 32K x 16 | 0x000A 8000 | 0x000A FFFF |
| Sector J | 32K x 16 | 0x000B 0000 | 0x000B 7FFF |
| Sector K | 8K x 16 | 0x000B 8000 | 0x000B 9FFF |
| Sector L | 8K x 16 | 0x000B A000 | 0x000B BFFF |
| Sector M | 8K x 16 | 0x000B C000 | 0x000B DFFF |
| Sector N | 8K x 16 | 0x000B E000 | 0x000B FFFF |
| · | Banl | k 1 Sectors | |
| Sector O | 8K x 16 | 0x000C 0000 | 0x000C 1FFF |
| Sector P | 8K x 16 | 0x000C 2000 | 0x000C 3FFF |
| Sector Q | 8K x 16 | 0x000C 4000 | 0x000C 5FFF |
| Sector R | 8K x 16 | 0x000C 6000 | 0x000C 7FFF |
| Sector S | 32K x 16 | 0x000C 8000 | 0x000C FFFF |
| Sector T | 32K x 16 | 0x000D 0000 | 0x000D 7FFF |
| Sector U | 32K x 16 | 0x000D 8000 | 0x000D FFFF |
| Sector V | 32K x 16 | 0x000E 0000 | 0x000E 7FFF |
| Sector W | 32K x 16 | 0x000E 8000 | 0x000E FFFF |
| Sector X | 32K x 16 | 0x000F 0000 | 0x000F 7FFF |
| Sector Y | 8K x 16 | 0x000F 8000 | 0x000F 9FFF |
| Sector Z | 8K x 16 | 0x000F A000 | 0x000F BFFF |
| Sector AA | 8K x 16 | 0x000F C000 | 0x000F DFFF |
| Sector AB | 8K x 16 | 0x000F E000 | 0x000F FFFF |
| | Flash E | CC Locations | |
| TI OTP ECC Bank 0 | 128 x 16 | 0x0107 0000 | 0x0107 007F |
| TI OTP ECC Bank 1 | 128 x 16 | 0x0107 0200 | 0x0107 027F |
| User OTP ECC Bank 0 | 128 x 16 | 0x0107 1000 | 0x0107 107F |
| User OTP ECC Bank 1 | 128 x 16 | 0x0107 1200 | 0x0107 127F |

Detailed Description

Table 6-2. Addresses of Flash Sectors on F28377S and F28375S (continued)

| SECTOR | SIZE | START ADDRESS | END ADDRESS |
|------------------|---------|---------------|-------------|
| Flash ECC Bank 0 | 32K x16 | 0x0108 0000 | 0x0108 7FFF |
| Flash ECC Bank 1 | 32K x16 | 0x0108 8000 | 0x0108 FFFF |

The F28376S and F28374S devices have one flash bank of 256KW. See Section 5.7.4 for details on flash wait-states. Table 6-3 shows the addresses of flash sectors.

Table 6-3. Addresses of Flash Sectors on F28376S and F28374S

| SECTOR | SIZE | START ADDRESS | END ADDRESS | | | | |
|--------------------------------------|----------|---------------|-------------|--|--|--|--|
| OTP Sectors | | | | | | | |
| TI OTP Bank 0 | 1K x 16 | 0x0007 0000 | 0x0007 03FF | | | | |
| User configurable DCSM OTP Bank 0 | 1K x 16 | 0x0007 8000 | 0x0007 83FF | | | | |
| | Banl | 0 Sectors | | | | | |
| Sector A | 8K x 16 | 0x0008 0000 | 0x0008 1FFF | | | | |
| Sector B | 8K x 16 | 0x0008 2000 | 0x0008 3FFF | | | | |
| Sector C | 8K x 16 | 0x0008 4000 | 0x0008 5FFF | | | | |
| Sector D | 8K x 16 | 0x0008 6000 | 0x0008 7FFF | | | | |
| Sector E | 32K x 16 | 0x0008 8000 | 0x0008 FFFF | | | | |
| Sector F | 32K x 16 | 0x0009 0000 | 0x0009 7FFF | | | | |
| Sector G | 32K x 16 | 0x0009 8000 | 0x0009 FFFF | | | | |
| Sector H | 32K x 16 | 0x000A 0000 | 0x000A 7FFF | | | | |
| Sector I | 32K x 16 | 0x000A 8000 | 0x000A FFFF | | | | |
| Sector J | 32K x 16 | 0x000B 0000 | 0x000B 7FFF | | | | |
| Sector K | 8K x 16 | 0x000B 8000 | 0x000B 9FFF | | | | |
| Sector L | 8K x 16 | 0x000B A000 | 0x000B BFFF | | | | |
| Sector M | 8K x 16 | 0x000B C000 | 0x000B DFFF | | | | |
| Sector N | 8K x 16 | 0x000B E000 | 0x000B FFFF | | | | |
| | Flash E | CC Locations | | | | | |
| TI OTP ECC Bank 0 | 128 x 16 | 0x0107 0000 | 0x0107 007F | | | | |
| User OTP ECC Bank 0 | 128 x 16 | 0x0107 1000 | 0x0107 107F | | | | |
| Flash ECC Bank 0 | 32K x16 | 0x0108 0000 | 0x0108 7FFF | | | | |



6.3.3 EMIF Chip Select Memory Map

The EMIF memory map is shown in Table 6-4.

Table 6-4. EMIF Chip Select Memory Map

| EMIF CHIP SELECT | SIZE | START ADDRESS | END ADDRESS | CLA ACCESS | DMA ACCESS |
|-----------------------------|-----------|---------------|-------------|-----------------|------------|
| EMIF1_CS0n - Data | 256M x 16 | 0x8000 0000 | 0x8FFF FFFF | | Yes |
| EMIF1_CS2n - Program + Data | 2M x 16 | 0x0010 0000 | 0x002F FFFF | | Yes |
| EMIF1_CS3n - Program + Data | 512K x 16 | 0x0030 0000 | 0x0037 FFFF | | Yes |
| EMIF1_CS4n - Program + Data | 393K x 16 | 0x0038 0000 | 0x003D FFFF | | Yes |
| EMIF2_CS0n - Data | 64M x 16 | 0x9000 0000 | 0x93FF FFFF | | |
| EMIF2_CS2n - Program + Data | 4K x 16 | 0x0000 2000 | 0x0000 2FFF | Yes (Data only) | |

6.3.4 Peripheral Registers Memory Map

The peripheral registers memory map can be found in Table 6-5. Registers in the peripheral frames share a secondary master (CLA or DMA) selection with all other registers within the same peripheral frame. See the *TMS320F2837xS Delfino Microcontrollers Technical Reference Manual* (SPRUHX5) for details on the CPU subsystem and secondary master selection.

Table 6-5. Peripheral Registers Memory Map

| REGISTERS | STRUCTURE NAME | START ADDRESS | END ADDRESS | CLA ACCESS | DMA ACCESS |
|-----------------|------------------|---------------|-------------|---|---------------|
| AdcaResultRegs | ADC_RESULT_REGS | 0x0000 0B00 | 0x0000 0B1F | Yes | Yes |
| AdcbResultRegs | ADC_RESULT_REGS | 0x0000 0B20 | 0x0000 0B3F | Yes | Yes |
| AdccResultRegs | ADC_RESULT_REGS | 0x0000 0B40 | 0x0000 0B5F | Yes | Yes |
| AdcdResultRegs | ADC_RESULT_REGS | 0x0000 0B60 | 0x0000 0B7F | Yes | Yes |
| CpuTimer0Regs | CPUTIMER_REGS | 0x0000 0C00 | 0x0000 0C07 | | |
| CpuTimer1Regs | CPUTIMER_REGS | 0x0000 0C08 | 0x0000 0C0F | | |
| CpuTimer2Regs | CPUTIMER_REGS | 0x0000 0C10 | 0x0000 0C17 | | |
| PieCtrlRegs | PIE_CTRL_REGS | 0x0000 0CE0 | 0x0000 0CFF | | |
| Cla1SoftIntRegs | CLA_SOFTINT_REGS | 0x0000 0CE0 | 0x0000 0CFF | Yes – CLA only, no CPU access | |
| DmaRegs | DMA_REGS | 0x0000 1000 | 0x0000 11FF | | |
| Cla1Regs | CLA_REGS | 0x0000 1400 | 0x0000 147F | | |
| | Peripher | al Frame 1 | | | |
| EPwm1Regs | EPWM_REGS | 0x0000 4000 | 0x0000 40FF | Yes | Yes |
| EPwm2Regs | EPWM_REGS | 0x0000 4100 | 0x0000 41FF | Yes | Yes |
| EPwm3Regs | EPWM_REGS | 0x0000 4200 | 0x0000 42FF | Yes | Yes |
| EPwm4Regs | EPWM_REGS | 0x0000 4300 | 0x0000 43FF | Yes | Yes |
| EPwm5Regs | EPWM_REGS | 0x0000 4400 | 0x0000 44FF | Yes | Yes |
| EPwm6Regs | EPWM_REGS | 0x0000 4500 | 0x0000 45FF | Yes | Yes |
| EPwm7Regs | EPWM_REGS | 0x0000 4600 | 0x0000 46FF | Yes | Yes |
| EPwm8Regs | EPWM_REGS | 0x0000 4700 | 0x0000 47FF | Yes | Yes |
| EPwm9Regs | EPWM_REGS | 0x0000 4800 | 0x0000 48FF | Yes | Yes |
| EPwm10Regs | EPWM_REGS | 0x0000 4900 | 0x0000 49FF | Yes | Yes |
| EPwm11Regs | EPWM_REGS | 0x0000 4A00 | 0x0000 4AFF | Yes | Yes |
| EPwm12Regs | EPWM_REGS | 0x0000 4B00 | 0x0000 4BFF | Yes | Yes |
| ECap1Regs | ECAP_REGS | 0x0000 5000 | 0x0000 501F | Yes | Yes |

Detailed Description

STRUMENTS



| | | , , , , | , | T | |
|------------------|----------------------|---------------|-------------|---------------|---------------|
| REGISTERS | STRUCTURE NAME | START ADDRESS | END ADDRESS | CLA ACCESS | DMA ACCESS |
| ECap2Regs | ECAP_REGS | 0x0000 5020 | 0x0000 503F | Yes | Yes |
| ECap3Regs | ECAP_REGS | 0x0000 5040 | 0x0000 505F | Yes | Yes |
| ECap4Regs | ECAP_REGS | 0x0000 5060 | 0x0000 507F | Yes | Yes |
| ECap5Regs | ECAP_REGS | 0x0000 5080 | 0x0000 509F | Yes | Yes |
| ECap6Regs | ECAP_REGS | 0x0000 50A0 | 0x0000 50BF | Yes | Yes |
| EQep1Regs | EQEP_REGS | 0x0000 5100 | 0x0000 513F | Yes | Yes |
| EQep2Regs | EQEP_REGS | 0x0000 5140 | 0x0000 517F | Yes | Yes |
| EQep3Regs | EQEP_REGS | 0x0000 5180 | 0x0000 51BF | Yes | Yes |
| DacaRegs | DAC_REGS | 0x0000 5C00 | 0x0000 5C0F | Yes | Yes |
| DacbRegs | DAC_REGS | 0x0000 5C10 | 0x0000 5C1F | Yes | Yes |
| DaccRegs | DAC_REGS | 0x0000 5C20 | 0x0000 5C2F | Yes | Yes |
| Cmpss1Regs | CMPSS_REGS | 0x0000 5C80 | 0x0000 5C9F | Yes | Yes |
| Cmpss2Regs | CMPSS_REGS | 0x0000 5CA0 | 0x0000 5CBF | Yes | Yes |
| Cmpss3Regs | CMPSS_REGS | 0x0000 5CC0 | 0x0000 5CDF | Yes | Yes |
| Cmpss4Regs | CMPSS_REGS | 0x0000 5CE0 | 0x0000 5CFF | Yes | Yes |
| Cmpss5Regs | CMPSS_REGS | 0x0000 5D00 | 0x0000 5D1F | Yes | Yes |
| Cmpss6Regs | CMPSS_REGS | 0x0000 5D20 | 0x0000 5D3F | Yes | Yes |
| Cmpss7Regs | CMPSS_REGS | 0x0000 5D40 | 0x0000 5D5F | Yes | Yes |
| Cmpss8Regs | CMPSS_REGS | 0x0000 5D60 | 0x0000 5D7F | Yes | Yes |
| Sdfm1Regs | SDFM_REGS | 0x0000 5E00 | 0x0000 5E7F | Yes | Yes |
| Sdfm2Regs | SDFM_REGS | 0x0000 5E80 | 0x0000 5EFF | Yes | Yes |
| | Periphera | al Frame 2 | | 1 | 1 |
| McbspaRegs | MCBSP_REGS | 0x0000 6000 | 0x0000 603F | Yes | Yes |
| McbspbRegs | MCBSP_REGS | 0x0000 6040 | 0x0000 607F | Yes | Yes |
| SpiaRegs | SPI_REGS | 0x0000 6100 | 0x0000 610F | Yes | Yes |
| SpibRegs | SPI_REGS | 0x0000 6110 | 0x0000 611F | Yes | Yes |
| SpicRegs | SPI_REGS | 0x0000 6120 | 0x0000 612F | Yes | Yes |
| UppRegs | UPP_REGS | 0x0000 6200 | 0x0000 62FF | Yes | Yes |
| | | | | | I |
| WdRegs | WD_REGS | 0x0000 7000 | 0x0000 703F | | |
| NmilntruptRegs | NMI_INTRUPT_REGS | 0x0000 7060 | 0x0000 706F | | |
| XintRegs | XINT_REGS | 0x0000 7070 | 0x0000 707F | | |
| SciaRegs | SCI_REGS | 0x0000 7200 | 0x0000 720F | | |
| ScibRegs | SCI_REGS | 0x0000 7210 | 0x0000 721F | | |
| ScicRegs | SCI_REGS | 0x0000 7220 | 0x0000 722F | | |
| ScidRegs | SCI_REGS | 0x0000 7230 | 0x0000 723F | | |
| I2caRegs | I2C_REGS | 0x0000 7300 | 0x0000 733F | | |
| I2cbRegs | I2C_REGS | 0x0000 7340 | 0x0000 737F | | |
| AdcaRegs | ADC_REGS | 0x0000 7400 | 0x0000 747F | Yes | |
| AdcbRegs | ADC_REGS | 0x0000 7480 | 0x0000 74FF | Yes | |
| AdccRegs | ADC_REGS | 0x0000 7500 | 0x0000 757F | Yes | |
| AdcdRegs | ADC_REGS | 0x0000 7580 | 0x0000 75FF | Yes | |
| InputXbarRegs | INPUT_XBAR_REGS | 0x0000 7900 | 0x0000 791F | | |
| XbarRegs | XBAR_REGS | 0x0000 7920 | 0x0000 793F | | |
| TrigRegs | TRIG_REGS | 0x0000 7940 | 0x0000 794F | | |
| DmaClaSrcSelRegs | DMA_CLA_SRC_SEL_REGS | 0x0000 7980 | 0x0000 798F | | |
| EPwmXbarRegs | EPWM_XBAR_REGS | 0x0000 7A00 | 0x0000 7A3F | | |



Table 6-5. Peripheral Registers Memory Map (continued)

| REGISTERS | STRUCTURE NAME | START ADDRESS | END ADDRESS | CLA ACCESS | DMA ACCESS |
|----------------------|------------------------|---------------|-------------|---------------|---------------|
| OutputXbarRegs | OUTPUT_XBAR_REGS | 0x0000 7A80 | 0x0000 7ABF | | |
| GpioCtrlRegs | GPIO_CTRL_REGS | 0x0000 7C00 | 0x0000 7D7F | | |
| GpioDataRegs | GPIO_DATA_REGS | 0x0000 7F00 | 0x0000 7F2F | Yes | |
| UsbaRegs | USB_REGS | 0x0004 0000 | 0x0004 0FFF | | |
| Emif1Regs | EMIF_REGS | 0x0004 7000 | 0x0004 77FF | | |
| Emif2Regs | EMIF_REGS | 0x0004 7800 | 0x0004 7FFF | | |
| CanaRegs | CAN_REGS | 0x0004 8000 | 0x0004 87FF | | |
| CanbRegs | CAN_REGS | 0x0004 A000 | 0x0004 A7FF | | |
| DevCfgRegs | DEV_CFG_REGS | 0x0005 D000 | 0x0005 D17F | | |
| AnalogSubsysRegs | ANALOG_SUBSYS_REGS | 0x0005 D180 | 0x0005 D1FF | | |
| ClkCfgRegs | CLK_CFG_REGS | 0x0005 D200 | 0x0005 D2FF | | |
| CpuSysRegs | CPU_SYS_REGS | 0x0005 D300 | 0x0005 D3FF | | |
| RomPrefetchRegs | ROM_PREFETCH_REGS | 0x0005 E608 | 0x0005 E60B | | |
| DcsmZ1Regs | DCSM_Z1_REGS | 0x0005 F000 | 0x0005 F02F | | |
| DcsmZ2Regs | DCSM_Z2_REGS | 0x0005 F040 | 0x0005 F05F | | |
| DcsmCommonRegs | DCSM_COMMON_REGS | 0x0005 F070 | 0x0005 F07F | | |
| MemCfgRegs | MEM_CFG_REGS | 0x0005 F400 | 0x0005 F47F | | |
| Emif1ConfigRegs | EMIF1_CONFIG_REGS | 0x0005 F480 | 0x0005 F49F | | |
| Emif2ConfigRegs | EMIF2_CONFIG_REGS | 0x0005 F4A0 | 0x0005 F4BF | | |
| AccessProtectionRegs | ACCESS_PROTECTION_REGS | 0x0005 F4C0 | 0x0005 F4FF | | |
| MemoryErrorRegs | MEMORY_ERROR_REGS | 0x0005 F500 | 0x0005 F53F | | |
| RomWaitStateRegs | ROM_WAIT_STATE_REGS | 0x0005 F540 | 0x0005 F541 | | |
| Flash0CtrlRegs | FLASH_CTRL_REGS | 0x0005 F800 | 0x0005 FAFF | | |
| Flash0EccRegs | FLASH_ECC_REGS | 0x0005 FB00 | 0x0005 FB3F | | |
| Flash1CtrlRegs | FLASH_CTRL_REGS | 0x0005 FC00 | 0x0005 FEFF | | |
| Flash1EccRegs | FLASH_ECC_REGS | 0x0005 FF00 | 0x0005 FF3F | | |

6.4 Identification

Table 6-6. Device Identification Registers

| NAME | ADDRESS | SIZE (x16) | DESCRIPTION | | |
|---------|-------------|------------|-----------------------------------|-------------|--|
| PARTIDH | 0x0005 D00A | 2 | Device part identification number | | |
| | | | TMS320F28377S | 0x00FF 0400 | |
| | | | TMS320F28376S | 0x00FE 0400 | |
| | | | TMS320F28375S | 0x00FD 0400 | |
| | | | TMS320F28374S | 0x00FC 0400 | |
| REVID | 0x0005 D00C | 2 | Silicon revision number | | |
| | | | Revision B | 0x0000 0002 | |



6.5 Bus Architecture – Peripheral Connectivity

Table 6-7 shows a broad view of the peripheral and configuration register accessibility from each bus master. Peripherals within peripheral frames 1 or 2 will all be mapped to the respective secondary master as a group (if SPI is assigned to CPU1.DMA, then McBSP is also assigned to CPU1.DMA).

Table 6-7. Bus Master Peripheral Access

| PERIPHERALS (BY BUS ACCESS TYPE) | CPU1.DMA | CPU1.CLA1 | CPU1 |
|--|----------|-----------|------|
| Peripheral Frame 1: • ePWM/HRPWM • SDFM • eCAP ⁽¹⁾ • eQEP ⁽¹⁾ • CMPSS ⁽¹⁾ • DAC ⁽¹⁾ | Y | Y | Y |
| Peripheral Frame 2: SPI McBSP uPP ⁽¹⁾ | Υ | Y | Y |
| SCI | | | Y |
| I ² C | | | Υ |
| CAN | | | Y |
| ADC Configuration | | Y | Y |
| EMIF1 | Y | | Y |
| EMIF2 | | Y | Υ |
| USB and USB RAM | Y | | Υ |
| Device Capability, Peripheral Reset, Peripheral CPU Select | | | Y |
| GPIO Pin Mapping and Configuration | | | Υ |
| Analog System Control | | | Υ |
| uPP Message RAMs | | Y | Υ |
| Reset Configuration | | | Υ |
| Clock and PLL Configuration | | | Υ |
| System Configuration (WD, NMIWD, LPM, Peripheral Clock Gating) | | | Y |
| Flash Configuration | | | Υ |
| CPU Timers | | | Y |
| DMA and CLA Trigger Source Select | | | Y |
| GPIO Data ⁽²⁾ | | Y | Υ |
| ADC Results | Υ | Y | Y |

⁽¹⁾ These modules are on a Peripheral Frame with DMA access; however, they cannot trigger a DMA transfer.

⁽²⁾ The GPIO Data Registers are unique for each CPU1 and CPU1.CLAx. When the GPIO Pin Mapping Register is configured to assign a GPIO to a particular master, the respective GPIO Data Register will control the GPIO. See the "General-Purpose Input/Output (GPIO)" chapter of the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5) for more details.

6.6 CPU and System Control

6.6.1 C28x Processor

The CPU is a 32-bit fixed-point processor. This device draws from the best features of digital signal processing; reduced instruction set computing (RISC); and microcontroller architectures, firmware, and tool sets.

The CPU features include a modified Harvard architecture and circular addressing. The RISC features are single-cycle instruction execution, register-to-register operations, and modified Harvard architecture. The microcontroller features include ease of use through an intuitive instruction set, byte packing and unpacking, and bit manipulation. The modified Harvard architecture of the CPU enables instruction and data fetches to be performed in parallel. The CPU can read instructions and data while it writes data simultaneously to maintain the single-cycle instruction operation across the pipeline. The CPU does this over six separate address/data buses.

For more information on CPU architecture and instruction set, see the *TMS320C28x CPU and Instruction Set Reference Guide* (SPRU430).

6.6.1.1 Floating-Point Unit

The C28x plus floating-point (C28x+FPU) processor extends the capabilities of the C28x fixed-point CPU by adding registers and instructions to support IEEE single-precision floating point operations.

Devices with the C28x+FPU include the standard C28x register set plus an additional set of floating-point unit registers. The additional floating-point unit registers are the following:

- Eight floating-point result registers, RnH (where n = 0-7)
- Floating-point Status Register (STF)
- · Repeat Block Register (RB)

All of the floating-point registers, except the repeat block register, are shadowed. This shadowing can be used in high-priority interrupts for fast context save and restore of the floating-point registers.

For more information, see the TMS320C28x Extended Instruction Sets Reference Guide (SPRUHS1).

6.6.1.2 Trigonometric Math Unit

The TMU extends the capabilities of a C28x+FPU by adding instructions and leveraging existing FPU instructions to speed up the execution of common trigonometric and arithmetic operations listed in Table 6-8.

Table 6-8. TMU Supported Instructions

| INSTRUCTIONS | C EQUIVALENT OPERATION | PIPELINE CYCLES |
|-------------------------|--|-----------------|
| MPY2PIF32 RaH,RbH | a = b * 2pi | 2/3 |
| DIV2PIF32 RaH,RbH | a = b / 2pi | 2/3 |
| DIVF32 RaH,RbH,RcH | a = b/c | 5 |
| SQRTF32 RaH,RbH | a = sqrt(b) | 5 |
| SINPUF32 RaH,RbH | $a = \sin(b^*2pi)$ | 4 |
| COSPUF32 RaH,RbH | $a = \cos(b^*2pi)$ | 4 |
| ATANPUF32 RaH,RbH | a = atan(b)/2pi | 4 |
| QUADF32 RaH,RbH,RcH,RdH | Operation to assist in calculating ATANPU2 | 5 |

No changes have been made to existing instructions, pipeline or memory bus architecture. All TMU instructions use the existing FPU register set (R0H to R7H) to carry out their operations. A detailed explanation of the workings of the FPU can be found in the *TMS320C28x Extended Instruction Sets Reference Guide* (SPRUHS1).

Detailed Description



6.6.1.3 Viterbi, Complex Math, and CRC Unit II

The VCU-II is the second-generation Viterbi, Complex Math, and CRC extension to the C28x CPU. The VCU-II extends the capabilities of the C28x CPU by adding registers and instructions to accelerate the performance of Fast Fourier Transforms (FFTs) and communications-based algorithms. The C28x+VCU-II supports the following algorithm types:

· Viterbi Decoding

Viterbi decoding is commonly used in baseband communications applications. The Viterbi decode algorithm consists of three main parts: branch metric calculations, compare-select (Viterbi butterfly), and a traceback operation. Table 6-9 shows a summary of the VCU performance for each of these operations.

Table 6-9. Viterbi Decode Performance

| VITERBI OPERATION | VCU CYCLES |
|---|------------------|
| Branch Metric Calculation (code rate = 1/2) | 1 |
| Branch Metric Calculation (code rate = 1/3) | 2p |
| Viterbi Butterfly (add-compare-select) | 2 ⁽¹⁾ |
| Traceback per Stage | 3 ⁽²⁾ |

⁽¹⁾ C28x CPU takes 15 cycles per butterfly.

Cyclic Redundancy Check

Cyclic redundancy check (CRC) algorithms provide a straightforward method for verifying data integrity over large data blocks, communication packets, or code sections. The C28x+VCU can perform 8-bit, 16-bit, 24-bit, and 32-bit CRCs. For example, the VCU can compute the CRC for a block length of 10 bytes in 10 cycles. A CRC result register contains the current CRC, which is updated whenever a CRC instruction is executed.

Complex Math

Complex math is used in many applications, a few of which are:

- Fast Fourier Transform
 - The complex FFT is used in spread spectrum communications, as well as in many signal processing algorithms.
- Complex filters

Complex filters improve data reliability, transmission distance, and power efficiency. The C28x+VCU can perform a complex I and Q multiply with coefficients (four multiplies) in a single cycle. In addition, the C28x+VCU can read/write the real and imaginary parts of 16-bit complex data to memory in a single cycle.

Table 6-10 shows a summary of the VCU operations enabled by the VCU.

Table 6-10. Complex Math Performance

| COMPLEX MATH OPERATION | VCU CYCLES | NOTES |
|-------------------------------|------------|---|
| Add or Subtract | 1 | 32 +/- 32 = 32-bit (Useful for filters) |
| Add or Subtract | 1 | 16 +/- 32 = 15-bit (Useful for FFT) |
| Multiply | 2р | 16 x 16 = 32-bit |
| Multiply and Accumulate (MAC) | 2р | 32 + 32 = 32-bit, 16 x 16 = 32-bit |
| RPT MAC | 2p+N | Repeat MAC. Single cycle after the first operation. |

For more information, see the TMS320C28x Extended Instruction Sets Reference Guide (SPRUHS1).

⁽²⁾ C28x CPU takes 22 cycles per stage.



6.6.2 Control Law Accelerator

The CLA is an independent single-precision (32-bit) floating-point unit processor with its own bus structure, fetch mechanism, and pipeline. Eight individual CLA tasks can be specified. Each task is started by software or a peripheral such as the ADC, ePWM, eCAP, eQEP, or CPU Timer 0. The CLA executes one task at a time to completion. When a task completes, the main CPU is notified by an interrupt to the PIE and the CLA automatically begins the next highest-priority pending task. The CLA can directly access the ADC Result registers, ePWM, eCAP, eQEP, Comparator and DAC registers. Dedicated message RAMs provide a method to pass additional data between the main CPU and the CLA.

Figure 6-2 shows the CLA block diagram.




Figure 6-2. CLA Block Diagram



6.6.3 Direct Memory Access

The CPU has its own 6-channel DMA module. The DMA module provides a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Additionally, the DMA has the capability to orthogonally rearrange the data as it is transferred as well as "ping-pong" data between buffers. These features are useful for structuring data into blocks for optimal CPU processing.

The DMA module is an event-based machine, meaning it requires a peripheral or software trigger to start a DMA transfer. Although it can be made into a periodic time-driven machine by configuring a timer as the interrupt trigger source, there is no mechanism within the module itself to start memory transfers periodically. The interrupt trigger source for each of the six DMA channels can be configured separately and each channel contains its own independent PIE interrupt to let the CPU know when a DMA transfer has either started or completed. Five of the six channels are exactly the same, while Channel 1 has the ability to be configured at a higher priority than the others.

DMA features include:

- Six channels with independent PIE interrupts
- Peripheral interrupt trigger sources
 - ADC interrupts and EVT signals
 - Multichannel buffered serial port transmit and receive
 - External interrupts
 - CPU timers
 - EPWMxSOC signals
 - SPIx transmit and receive
 - USBx transmit and receive
 - SDFM
 - Software trigger
- Data sources and destinations:
 - GSx RAM
 - USB RAM
 - ADC result registers
 - ePWMx
 - SPI
 - McBSP
 - EMIF
- Word Size: 16-bit or 32-bit (SPI and McBSP limited to 16-bit)
- Throughput: four cycles/word (without arbitration)

Figure 6-3 shows a device-level block diagram of the DMA.




Figure 6-3. DMA Block Diagram



6.6.4 Boot ROM and Peripheral Booting

The device boot ROM contains bootloading software. The device boot ROM is executed each time the device comes out of reset. Users can configure the device to boot to flash (using GET mode) or choose to boot the device through one of the bootable peripherals by configuring the boot mode GPIO pins.

Table 6-11 shows the possible boot modes supported on the device. The default boot mode pins are GPIO72 (boot mode pin 1) and GPIO 84 (boot mode pin 0). Users may choose to have weak pullups for boot mode pins if they use a peripheral on these pins as well, so the pullups can be overdriven. On this device, customers can change the factory default boot mode pins by programming user-configurable Dual Code Security Module (DCSM) OTP locations. This is recommended only for cases in which the factory default boot mode pins do not fit into the customer design. More details on the locations to be programmed is available in the *TMS320F2837xS Delfino Microcontrollers Technical Reference Manual* (SPRUHX5).

Table 6-11. Device Boot Mode

| MODE NO. | CPU1 BOOT MODE | TRST | GPIO72 (BOOT MODE PIN 1) | GPIO84 (BOOT MODE PIN 0) |
|----------|------------------------------------|------|-----------------------------------|-----------------------------------|
| 0 | Parallel IO | 0 | 0 | 0 |
| 1 | SCI Mode | 0 | 0 | 1 |
| 2 | Wait Boot Mode | 0 | 1 | 0 |
| 3 | Get Mode | 0 | 1 | 1 |
| 4-7 | EMU Boot Mode (Emulator Connected) | 1 | X | X |

NOTE

The default behavior of Get mode is boot-to-flash. On unprogrammed devices, using Get mode will result in repeated watchdog resets, which may prevent proper JTAG connection and device initialization. Use Wait mode or another boot mode for unprogrammed devices.

6.6.4.1 EMU Boot or Emulation Boot

The CPU enters this boot when it detects that \overline{TRST} is HIGH (in other words, when an emulator/debugger is connected). In this mode, the user can program the EMUBOOTCTRL register (at location 0xD00) to instruct the device on how to boot. If the contents of the EMUBOOTCTRL locations are invalid, then the device would default into WAIT Boot mode. The emulation boot allows users to verify the device boot before programming the boot mode into OTP.

6.6.4.2 WAIT Boot Mode

The device in this boot mode loops in the boot ROM. This mode is useful if users want to connect a debugger on a secure device or if users do not want the device to execute an application in flash yet.



6.6.4.3 Get Mode

The default behavior of Get mode is boot-to-flash. This behavior can be changed by programming the Zx-OTPBOOTCTRL locations in user configurable DCSM OTP. The user configurable DCSM OTP on this device is divided in to two secure zones: Z1 and Z2. The Get mode function in boot ROM first checks if a valid OTPBOOTCTRL value is programmed in Z1. If the answer is yes, then the device boots as per the Z1-OTPBOOTCTRL location. The Z2-OTPBOOTCTRL location is read and decodes only if Z1-OTPBOOTCTRL is invalid or not programmed. If either Zx-OTPBOOTCTRL location is not programmed, then the device defaults to factory default operation, which is to use factory default boot mode pins to boot to flash if the boot mode pins are set to GET MODE. Users can choose the device through which to boot—SPI, I2C, CAN, and USB—by programming proper values into the user configurable DCSM OTP. More details on this can be found in the TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5).

6.6.4.4 Peripheral Pins Used by Bootloaders

Table 6-12 shows the GPIO pins used by each peripheral bootloader. This device supports two sets of GPIOs for each mode, as shown in Table 6-12.

Table 6-12. GPIO Pins Used by Each Peripheral Bootloader

| BOOTLOADER | GPIO PINS | NOTES |
|---------------|---|---|
| SCI-Boot0 | SCITXDA: GPIO84 SCIRXDA: GPIO85 | SCIA Boot IO option 1 (default SCI option when chosen through Boot Mode GPIOs) |
| SCI-Boot1 | SCITXDA: GPIO28 SCIRXDA: GPIO29 | SCIA Boot option 2 – with alternate IOs. |
| Parallel Boot | D0 – GPIO65 D1 – GPIO64 D2 – GPIO58 D3 – GPIO59 D4 – GPIO60 D5 – GPIO61 D6 – GPIO62 D7 – GPIO63 HOST_CTRL – GPIO70 DSP_CTRL – GPIO69 | |
| CAN-Boot0 | CANRXA: GPIO70 CANTXA: GPIO71 | CAN-A Boot -IO Option 1 |
| CAN-Boot1 | CANRXA: GPIO62 CANTXA: GPIO63 | CAN-A Boot -IO option 2 |
| I2C-Boot0 | SDAA: GPIO91 SCLA: GPIO92 | I2CA Boot- IO option 1 |
| I2C-Boot1 | SDAA: GPIO32 SCLA: GPIO33 | I2CA Boot- IO option 2 |
| SPI-Boot0 | SPISIMOA - GPIO58 SPISOMIA - GPIO59 SPICLKA - GPIO60 SPISTEA - GPIO61 | SPIA Boot- IO Option 1 |
| SPI-Boot1 | SPISIMOA – GPIO16 SPISOMIA – GPIO17 SPICLKA – GPIO18 SPISTEA – GPIO19 | SPIA Boot - IO Option 2 |
| USB Boot | USB0DM - GPIO42 USB0DP - GPIO43 | The USB Bootloader will switch the clock source to the external crystal oscillator (X1 and X2 pins). A 20-MHz crystal should be present on the board if this boot mode is selected. |



6.6.5 Memory

Table 6-13 provides more information about each memory type.

Table 6-13. Memory Types

| MEMORY TYPE | ECC-CAPABLE | PARITY | SECURITY | HIBERNATE RETENTION | ACCESS PROTECTION |
|----------------|-------------|--------|----------|------------------------|----------------------|
| M0, M1 | Yes | _ | _ | Yes | _ |
| D0, D1 | Yes | _ | Yes | _ | Yes |
| LSx | _ | Yes | Yes | _ | Yes |
| GSx | _ | Yes | _ | _ | Yes |
| CPU/CLA MSGRAM | - | Yes | Yes | _ | Yes |
| Flash | Yes | _ | Yes | _ | N/A |
| User OTP | Yes | _ | Yes | _ | N/A |

6.6.5.1 Dedicated RAM (Mx and Dx RAM)

The CPU subsystem has four dedicated ECC-capable RAM blocks: M0, M1, D0, and D1. M0/M1 memories are small nonsecure blocks that are tightly coupled with the CPU (that is, only the CPU has access to them). D0/D1 memories are secure blocks and also have the access-protection feature (CPU write/CPU fetch protection).

6.6.5.2 Local Shared RAM (LSx RAM)

RAM blocks which are dedicated to each subsystem and are accessible to its CPU and CLA only, are called local shared RAMs (LSx RAMs).

All LSx RAM blocks have parity. These memories are secure and have the access protection (CPU write/CPU fetch) feature.

By default, these memories are dedicated to the CPU only, and the user could choose to share these memories with the CLA by configuring the MSEL_LSx bit field in the LSxMSEL registers appropriately.

Table 6-14. Master Access for LSx RAM (With Assumption That all Other Access Protections are Disabled)

| MSEL_LSx | CLAPGM_LSx | CPU ALLOWED ACCESS | CLA1 ALLOWED ACCESS | COMMENT |
|----------|------------|-----------------------------------|-------------------------|--|
| 00 | X | All | - | LSx memory is configured as CPU dedicated RAM. |
| 01 | 0 | All | Data Read Data Write | LSx memory is shared between CPU and CLA1. |
| 01 | 1 | Emulation Read Emulation Write | Fetch Only | LSx memory is CLA1 program memory. |

6.6.5.3 Global Shared RAM (GSx RAM)

RAM blocks which are accessible from both the CPU and DMA are called global shared RAMs (GSx RAMs). Both the CPU and DMA have full read and write access to these memories.

All GSx RAM blocks have parity.

The GSx RAMs have access protection (CPU write/CPU fetch/DMA write).

6.6.5.4 CLA Message RAM (CLA MSGRAM)

These RAM blocks are be used to share data between the CPU and CLA. The CLA has read and write access to the "CLA to CPU MSGRAM". The CPU has read and write access to the "CPU to CLA MSGRAM". The CPU and CLA both have read access to both MSGRAMs.

This RAM has parity.

6.6.6 Dual Code Security Module

The dual code security module (DCSM) prevents access to on-chip secure memories. The term "secure" means access to secure memories and resources is blocked. The term "unsecure" means access is allowed; for example, through a debugging tool such as Code Composer Studio.

The code security mechanism offers protection for two zones, Zone 1 (Z1) and Zone 2 (Z2). The security implementation for both the zones is identical. Each zone has its own dedicated secure resource and allocated secure resource.

The security of each zone is ensured by its own 128-bit password (CSM password). The password for each zone is stored in an OTP memory location based on a zone-specific link pointer. The link pointer value can be changed to program a different set of security settings (including passwords) in OTP. The secure resources available are: OTP memory, CLA, LSx RAM, flash sectors, and secure ROM.



6.6.7 Timers

CPU-Timers 0, 1, and 2 are identical 32-bit timers with presettable periods and with 16-bit clock prescaling. The timers have a 32-bit count-down register that generates an interrupt when the counter reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting. When the counter reaches zero, it is automatically reloaded with a 32-bit period value.

CPU-Timer 0 is for general use and is connected to the PIE block. CPU-Timer 1 is also for general use and is connected to INT13 of the CPU. CPU-Timer 2 is reserved for SYS/BIOS. It is connected to INT14 of the CPU. If SYS/BIOS is not being used, CPU-Timer 2 is available for general use.

CPU-Timer 2 can be clocked by any one of the following:

- SYSCLK (default)
- Internal zero-pin oscillator 1 (INTOSC1)
- Internal zero-pin oscillator 2 (INTOSC2)
- External clock source

6.6.8 Nonmaskable Interrupt Watchdog

The NMI is used to monitor erroneous conditions in the system. The conditions monitored are:

- A missing clock condition
- Uncorrectable memory errors on C28x access to Flash
- Uncorrectable memory errors on C28x, CLA, or DMA access to RAM
- Vector fetch ERROR on the other CPU

If the software does not respond to the enabled latched FAIL condition, then the NMI watchdog will trigger a reset after a preprogrammed time interval.

6.6.9 Watchdog

The watchdog module is the same as the one on previous TMS320C2000[™] devices, but with an optional lower limit on the time between software resets of the counter. This windowed countdown is disabled by default, so the watchdog is fully backwards-compatible.

The watchdog is capable of generating either a reset or an interrupt. It is clocked from the internal oscillator with a selectable frequency divider.

Figure 6-4 shows the various functional blocks within the watchdog module.




Figure 6-4. Windowed Watchdog



7 Device and Documentation Support

7.1 Device Support

7.1.1 Development Support

Texas Instruments (TI) offers an extensive line of development tools for the C28x family of MCUs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development:

Software Development Tools

- Code Composer Studio[™] (CCS) Integrated Development Environment (IDE)
 - C/C++ Compiler
 - Code generation tools
 - Assembler/Linker
 - Cycle Accurate Simulator
 - FPU and VCU Optimized Libraries
 - TMU native compiler support
- · Application algorithms
- Sample applications code

Hardware Development Tools

- Development and evaluation boards
- JTAG-based emulators XDS510[™] class, XDS560[™] emulator, XDS100v2, XDS200
- · Flash programming tools

For a complete listing of development-support tools for the processor platform, visit the Texas Instruments website at www.ti.com. For technical questions, visit http://e2e.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

7.1.1.1 Getting Started and Next Steps

This section gives a brief overview on how to get started with the TMS320F2837xS devices.

Development tools:

- F28377D Delfino Experimenter Kit (TMDXDOCK28377D)
- F28377D Delfino controlCARD (TMDXCNCD28377D)

Software tools:

- controlSUITE (CONTROLSUITE)
- Code Composer Studio (CCS) Integrated Development Environment (IDE) (CCSTUDIO)
- F021 Flash API (F021FLASHAPI)

Useful documentation:

- TMS320F2837xS Delfino Microcontrollers Technical Reference Manual (SPRUHX5)
- Getting Started With TMS320C28x Digital Signal Controllers Application Report (SPRAAM0)

Training:

F2837xD Workshop

7.1.2 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ MCU devices and support tools. Each TMS320 MCU commercial family member has one of three prefixes: TMX, TMP, or TMS (for example, TMX320F28377S). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (with TMX for devices and TMDX for tools) through fully qualified production devices and tools (with TMS for devices and TMDS for tools).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PTP) and temperature range (for example, S). Figure 7-1 provides a legend for reading the complete device name for any family member.

For device part numbers and further ordering information, see the TI website (www.ti.com) or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the TMS320F28377S, TMS320F28376S, TMS320F28375S, TMS320F28374S Delfino Microcontrollers Silicon Errata (SPRZ422).






Figure 7-1. Device Nomenclature

www.ti.com

7.2 **Documentation Support**

Extensive documentation supports all of the TMS320 MCU family generations of devices from product announcement through applications development. The types of documentation available include: data sheets and data manuals, with design specifications; and hardware and software applications.

The following documents can be downloaded from the TI website (www.ti.com):

Data Manual and Errata

SPRS881 TMS320F28377S, TMS320F28376S, TMS320F28375S, TMS320F28374S Delfino™ Microcontrollers Data Manual contains the pinout, signal descriptions, as well as electrical and timing specifications.

TMS320F28377S, TMS320F28376S, TMS320F28375S, TMS320F28374S Delfino Microcontrollers SPRZ422 Silicon Errata describes known advisories on silicon and provides workarounds.

Technical Reference Manual

TMS320F2837xS Delfino Microcontrollers Technical Reference Manual details the integration, the **SPRUHX5** environment, the functional description, and the programming models for each peripheral and subsystem in the 2837xS microcontrollers.

CPU User's Guides

SPRU430 TMS320C28x CPU and Instruction Set Reference Guide describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x fixed-point digital signal processors (DSPs). This Reference Guide also describes emulation features available on these DSPs.

TMS320C28x Extended Instruction Sets Reference Guide describes the architecture, pipeline, and SPRUHS1 instruction set of the TMU, VCU-II, and FPU accelerators.

Peripheral Guides

SPRU566 TMS320x28xx, 28xxx DSP Peripheral Reference Guide describes the peripheral reference guides of the 28x DSPs.

Tools Guides

SPRU513 TMS320C28x Assembly Language Tools v6.4 User's Guide describes the assembly language tools (assembler and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C28x device.

TMS320C28x Optimizing C/C++ Compiler v6.4 User's Guide describes the TMS320C28x C/C++ **SPRU514** compiler. This compiler accepts ANSI standard C/C++ source code and produces TMS320 DSP assembly language source code for the TMS320C28x device.

SPRU608 TMS320C28x Instruction Set Simulator Technical Overview describes the simulator, available within the Code Composer Studio for TMS320C2000 IDE, that simulates the instruction set of the C28x core.

Application Reports

SZZA021 Semiconductor Packing Methodology describes the packing methodologies employed to prepare semiconductor devices for shipment to end users.

Calculating Useful Lifetimes of Embedded Processors provides a methodology for calculating the SPRABX4 useful lifetime of TI embedded processors (EPs) under power when used in electronic systems. It is aimed at general engineers who wish to determine if the reliability of the TI EP meets the end system reliability requirement.



7.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|---------------|----------------|--------------|---------------------|---------------------|---------------------|
| TMS320F28377S | Click here | Click here | Click here | Click here | Click here |
| TMS320F28376S | Click here | Click here | Click here | Click here | Click here |
| TMS320F28375S | Click here | Click here | Click here | Click here | Click here |
| TMS320F28374S | Click here | Click here | Click here | Click here | Click here |

7.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.5 Trademarks

PowerPAD, Delfino, controlSUITE, TMS320C2000, Code Composer Studio, XDS510, XDS560, TMS320, E2E are trademarks of Texas Instruments.

Bosch is a registered trademark of Robert Bosch GmbH CORPORATION .

All other trademarks are the property of their respective owners.

7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.




8 Mechanical Packaging and Orderable Information

8.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ZWT (S-PBGA-N337)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. This is a Pb-free solder ball design.
- D. Falls within JEDEC MO-275.



PTP (S-PQFP-G176)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-026

PowerPAD is a trademark of Texas Instruments.



PTP (S-PQFP-G176)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD $^{\mathbf{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

NOTE: Keep—out features are identified to prevent board routing interference. These exposed metal features may vary within the identified area or be completely absent on some devices.

PowerPAD is a trademark of Texas Instruments



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PACKAGE OPTION ADDENDUM



2-Oct-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|---------|--------------|---------|------|---------|----------|------------------|---------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | _ |
| TMS320F28374SPTPS | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28374SPTPT | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28374SPZPS | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28374SPZPT | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28374SZWTS | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28374SZWTT | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28375SPTPS | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28375SPTPT | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28375SPZPS | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28375SPZPT | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28375SZWTS | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28375SZWTT | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28376SPTPS | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28376SPTPT | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28376SPZPS | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28376SPZPT | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28376SZWTS | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28376SZWTT | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28377SPTPQ | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28377SPTPS | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28377SPTPT | PREVIEW | HLQFP | PTP | 176 | 40 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28377SPZPQ | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28377SPZPS | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28377SPZPT | PREVIEW | HTQFP | PZP | 100 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMS320F28377SZWTQ | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28377SZWTS | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 125 | | |
| TMS320F28377SZWTT | PREVIEW | NFBGA | ZWT | 337 | 90 | TBD | Call TI | Call TI | -40 to 105 | | |
| TMX320F28377SZWTT | PREVIEW | NFBGA | ZWT | 337 | 1 | TBD | Call TI | Call TI | -40 to 105 | | |

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

2-Oct-2015

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity