# ESP32-WROVER-E & ESP32-WROVER-IE

**Datasheet** 



# **About This Document**

This document provides the specifications for the ESP32-WROVER-E and ESP32-WROVER-IE modules.

# **Document Updates**

Please always refer to the latest version on https://www.espressif.com/en/support/download/documents.

# **Revision History**

For revision history of this document, please refer to the last page.

# **Documentation Change Notification**

Espressif provides email notifications to keep customers updated on changes to technical documentation. Please subscribe at <a href="https://www.espressif.com/en/subscribe">www.espressif.com/en/subscribe</a>. Note that you need to update your subscription to receive notifications of new products you are not currently subscribed to.

### Certification

Download certificates for Espressif products from www.espressif.com/en/certificates.

# **Disclaimer and Copyright Notice**

Information in this document, including URL references, is subject to change without notice. THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein. The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2020 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

# **Contents**

1	Overview	1
2	Block Diagram	3
<b>3</b> 3.1 3.2 3.3	Pin Definitions Pin Layout Pin Description Strapping Pins	4 4 4 6
4.1 4.2 4.3 4.4	Functional Description  CPU and Internal Memory External Flash and SRAM  Crystal Oscillators RTC and Low-Power Management  Poriphorals and Sonsors	8 8 8 9
5	Peripherals and Sensors	10
6.1 6.2 6.3 6.4 6.5	Electrical Characteristics  Absolute Maximum Ratings  Recommended Operating Conditions  DC Characteristics (3.3 V, 25 °C)  Wi-Fi Radio  BLE Radio  6.5.1 Receiver  6.5.2 Transmitter  Reflow Profile	11 11 11 12 13 13 13
7	Schematics	15
8	Peripheral Schematics	17
9	Physical Dimensions	19
10	Recommended PCB Land Pattern	20
11	U.FL Connector Dimensions	21
12.	Learning Resources  1 Must-Read Documents 2 Must-Have Resources	22 22 22
Re	evision History	24

# **List of Tables**

1	Ordering Information	1
2	ESP32-WROVER-E & ESP32-WROVER-IE Specifications	2
3	Pin Definitions	5
4	Strapping Pins	6
5	Absolute Maximum Ratings	11
6	Recommended Operating Conditions	11
7	DC Characteristics (3.3 V, 25 °C)	11
8	Wi-Fi Radio Characteristics	12
9	Receiver Characteristics – BLE	13
10	Transmitter Characteristics – BLE	13

# **List of Figures**

1	ESP32-WROER-E Block Diagram	3
2	ESP32-WROVER-IE Block Diagram	3
3	Pin Layout (Top View)	4
4	Reflow Profile	14
5	Schematics of ESP32-WROVER-E	15
6	Schematics of ESP32-WROVER-IE	16
7	Peripheral Schematics	17
8	Discharge Circuit for VDD33 Rail	18
9	Reset Circuit	18
10	Physical Dimensions	19
11	Recommended PCB Land Pattern	20
12	U.FL Connector Dimensions	21

## 1. Overview

ESP32-WROVER-E and ESP32-WROVER-IE are two powerful, generic WiFi-BT-BLE MCU modules that target a wide variety of applications, ranging from low-power sensor networks to the most demanding tasks, such as voice encoding, music streaming and MP3 decoding.

ESP32-WROVER-E comes with a PCB antenna, and ESP32-WROVER-IE with an IPEX antenna. They both feature a 4 MB external SPI flash and an additional 8 MB SPI Pseudo static RAM (PSRAM). The information in this datasheet is applicable to both modules.

The ordering information of the two modules is listed as follows:

**Table 1: Ordering Information** 

Module	Chip embedded	Flash	PSRAM	Module dimensions (mm)
ESP32-WROVER-E (PCB)	ESP32-D0WD-V3	4 MB <sup>1</sup>	8 MB	(18.00±0.15)×(31.40±0.15)×(3.30±0.15)
ESP32-WROVER-IE (IPEX)	L3F32-D0VVD-V3	4 1/10	OIVID	(10.00±0.13)×(31.40±0.13)×(3.30±0.13)

#### Notes:

- 1. The module with 8 MB flash or 16 MB flash is available for custom order.
- 2. For detailed ordering information, please see Espressif Product Ordering Information.
- 3. For dimensions of the IPEX connector, please see Chapter 11.

At the core of the module is the ESP32-D0WD-V3 chip\*. The chip embedded is designed to be scalable and adaptive. There are two CPU cores that can be individually controlled, and the CPU clock frequency is adjustable from 80 MHz to 240 MHz. The chip also has a low-power co-processor that can be used instead of the CPU to save power while performing tasks that do not require much computing power, such as monitoring of peripherals. ESP32 integrates a rich set of peripherals, ranging from capacitive touch sensors, Hall sensors, SD card interface, Ethernet, high-speed SPI, UART, I2S and I2C.

#### Note:

\* For details on the part numbers of the ESP32 family of chips, please refer to the document ESP32 Datasheet.

The integration of Bluetooth<sup>®</sup>, Bluetooth LE and Wi-Fi ensures that a wide range of applications can be targeted, and that the module is all-around: using Wi-Fi allows a large physical range and direct connection to the Internet through a Wi-Fi router, while using Bluetooth allows the user to conveniently connect to the phone or broadcast low energy beacons for its detection. The sleep current of the ESP32 chip is less than 5  $\mu$ A, making it suitable for battery powered and wearable electronics applications. The module supports a data rate of up to 150 Mbps, and 20 dBm output power at the antenna to ensure the widest physical range. As such the module does offer industry-leading specifications and the best performance for electronic integration, range, power consumption, and connectivity.

The operating system chosen for ESP32 is freeRTOS with LwIP; TLS 1.2 with hardware acceleration is built in as well. Secure (encrypted) over the air (OTA) upgrade is also supported, so that users can upgrade their products even after their release, at minimum cost and effort.

Table 2 provides the specifications of the two modules.

Table 2: ESP32-WROVER-E & ESP32-WROVER-IE Specifications

Categories	Items	Specifications			
Certification	RF certification	FCC/CE-RED/SRRC			
Test	Reliablity	HTOL/HTSL/uHAST/TCT/ESD			
		802.11 b/g/n (802.11n up to 150 Mbps)			
   Wi-Fi	Protocols	A-MPDU and A-MSDU aggregation and 0.4 $\mu$ s guard in-			
V V I - I I		terval support			
	Frequency range	2412 ~ 2484 MHz			
	Protocols	Bluetooth v4.2 BR/EDR and BLE specification			
		NZIF receiver with –97 dBm sensitivity			
Bluetooth	Radio	Class-1, class-2 and class-3 transmitter			
		AFH			
	Audio	CVSD and SBC			
		SD card, UART, SPI, SDIO, I <sup>2</sup> C, LED PWM, Motor PWM,			
	Module interfaces	I <sup>2</sup> S, IR, pulse counter, GPIO, capacitive touch sensor,			
		ADC, DAC			
	On-chip sensor	Hall sensor			
	Integrated crystal	40 MHz crystal			
	Integrated SPI flash	4 MB			
Hardware	Integrated PSRAM	8 MB			
	Operating voltage/Power supply	3.0 V ~ 3.6 V			
	Minimum current delivered by	500 mA			
	power supply	300 HPA			
	Recommended operating tem-	_40 °C ~ 85 °C			
	perature range				
	Package size	(18.00±0.15) mm × (31.40±0.15) mm × (3.30±0.15) mm			
	Moisture sensitivity level (MSL)	Level 3			

# 2. Block Diagram




Figure 1: ESP32-WROER-E Block Diagram




Figure 2: ESP32-WROVER-IE Block Diagram

# 3. Pin Definitions

# 3.1 Pin Layout




Figure 3: Pin Layout (Top View)

# 3.2 Pin Description

The module has 38 pins. See pin definitions in Table 3.

Table 3: Pin Definitions

No.	Туре	Function
1	Р	Ground
2	Р	Power supply
3	1	Module-enable signal. Active high.
4	1	GPIO36, ADC1_CH0, RTC_GPIO0
5	1	GPIO39, ADC1_CH3, RTC_GPIO3
6	1	GPIO34, ADC1_CH6, RTC_GPIO4
7	1	GPIO35, ADC1_CH7, RTC_GPIO5
8	I/O	GPIO32, XTAL_32K_P (32.768 kHz crystal oscillator input), ADC1_CH4, TOUCH9, RTC_GPIO9
9	I/O	GPIO33, XTAL_32K_N (32.768 kHz crystal oscillator output), ADC1_CH5, TOUCH8, RTC_GPIO8
10	I/O	GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXD0
11	I/O	GPIO26, DAC_2, ADC2_CH9, RTC_GPIO7, EMAC_RXD1
12	I/O	GPIO27, ADC2_CH7, TOUCH7, RTC_GPIO17, EMAC_RX_DV
4.0	1.00	GPIO14, ADC2_CH6, TOUCH6, RTC_GPIO16, MTMS, HSPICLK,
13	1/0	HS2_CLK, SD_CLK, EMAC_TXD2
1.1	1/0	GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI, HSPIQ,
14	1/0	HS2_DATA2, SD_DATA2, EMAC_TXD3
15	Р	Ground
16	1/0	GPIO13, ADC2_CH4, TOUCH4, RTC_GPIO14, MTCK, HSPID, HS2_DATA3, SD_DATA3, EMAC_RX_ER
17	_	-
	_	-
	_	-
	-	-
	_	-
	_	-
23	-	GPIO15, ADC2_CH3, TOUCH3, MTDO, HSPICSO, RTC_GPIO13, HS2_CMD, SD_CMD, EMAC_RXD3
24	I/O	GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0
25	I/O	GPIO0, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK
26	I/O	GPIO4, ADC2_CH0, TOUCH0, RTC_GPIO10, HSPIHD, HS2_DATA1, SD_DATA1, EMAC_TX_ER
27	-	-
28	_	-
	I/O	GPIO5, VSPICS0, HS1_DATA6, EMAC_RX_CLK
		GPIO18, VSPICLK, HS1_DATA7
		GPIO19, VSPIQ, U0CTS, EMAC_TXD0
32	-	-
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	1 P 2 P 3 I 4 I 5 I 6 I 7 I 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 P 16 I/O 17 - 18 - 19 - 20 - 21 - 22 - 23 - 24 I/O 25 I/O 26 I/O 27 - 28 - 29 I/O 30 I/O 31 I/O

Name	No.	Type	Function
IO21	33	I/O	GPIO21, VSPIHD, EMAC_TX_EN
RXD0	34	I/O	GPIO3, U0RXD, CLK_OUT2
TXD0	35	I/O	GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2
IO22	36	I/O	GPIO22, VSPIWP, UORTS, EMAC_TXD1
IO23	37	I/O	GPIO23, VSPID, HS1_STROBE
GND	38	Р	Ground

#### Notice:

\* Pins GPIO6 to GPIO11 on the ESP32-D0WD-V3 chip are connected to the SPI flash integrated on the module and are not led out.

# 3.3 Strapping Pins

ESP32 has five strapping pins, which can be seen in Chapter 7 Schematics:

- MTDI
- GPI00
- GPI02
- MTDO
- GPI05

Software can read the values of these five bits from register "GPIO\_STRAPPING".

During the chip's system reset release (power-on-reset, RTC watchdog reset and brownout reset), the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down. The strapping bits configure the device's boot mode, the operating voltage of VDD\_SDIO and other initial system settings.

Each strapping pin is connected to its internal pull-up/pull-down during the chip reset. Consequently, if a strapping pin is unconnected or the connected external circuit is high-impedance, the internal weak pull-up/pull-down will determine the default input level of the strapping pins.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or use the host MCU's GPIOs to control the voltage level of these pins when powering on ESP32.

After reset release, the strapping pins work as normal-function pins.

Refer to Table 4 for a detailed boot-mode configuration by strapping pins.

Table 4: Strapping Pins

Voltage of Internal LDO (VDD_SDIO)							
Pin Default 3.3 V 1.8 V							
MTDI	Pull-down	0	1				
	Booting Mode						
Pin	Default	SPI Boot	Download Boot				

GPI00	Pull-up	-	1	(	)			
GPIO2	Pull-down	Don't	-care	(	)			
E	Enabling/Disabling Debugging Log Print over U0TXD During Booting							
Pin Default U0TXD Active U0TXD Silent								
MTDO	Pull-up	(	)					
		Timinç	g of SDIO Slave					
		FE Sampling	FE Sampling	RE Sampling	RE Sampling			
Pin	Default	FE Output	RE Output	FE Output	RE Output			
MTDO	Pull-up	0	0	1	1			
GPIO5	Pull-up	0	1	0	1			

#### Note:

- FE: falling-edge, RE: rising-edge.
- Firmware can configure register bits to change the settings of "Voltage of Internal LDO (VDD\_SDIO)" and "Timing of SDIO Slave" after booting.
- Internal pull-up resistor (R9) for MTDI is not populated in the module, as the flash and SRAM in the module only support a power voltage of 3.3 V (output by VDD\_SDIO).

# 4. Functional Description

This chapter describes the modules and functions integrated in ESP32-WROVER-E and ESP32-WROVER-IE.

# 4.1 CPU and Internal Memory

ESP32-D0WD-V3 contains two low-power Xtensa® 32-bit LX6 microprocessors. The internal memory includes:

- 448 KB of ROM for booting and core functions.
- 520 KB of on-chip SRAM for data and instructions.
- 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.
- 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the co-processor during the Deep-sleep mode.
- 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.

## 4.2 External Flash and SRAM

ESP32 supports multiple external QSPI flash and SRAM chips. More details can be found in Chapter SPI in the <u>ESP32 Technical Reference Manual</u>. ESP32 also supports hardware encryption/decryption based on AES to protect developers' programs and data in flash.

ESP32 can access the external QSPI flash and SRAM through high-speed caches.

- The external flash can be mapped into CPU instruction memory space and read-only memory space simultaneously.
  - When external flash is mapped into CPU instruction memory space, up to 11 MB + 248 KB can be mapped at a time. Note that if more than 3 MB + 248 KB are mapped, cache performance will be reduced due to speculative reads by the CPU.
  - When external flash is mapped into read-only data memory space, up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads are supported.
- External SRAM can be mapped into CPU data memory space. Up to 4 MB can be mapped at a time. 8-bit, 16-bit and 32-bit reads and writes are supported.

ESP32-WROVER-E and ESP32-WROVER-IE integrate a 4 MB SPI flash and an 8 MB PSRAM for more memory space.

# 4.3 Crystal Oscillators

The module uses a 40-MHz crystal oscillator.

# 4.4 RTC and Low-Power Management

With the use of advanced power-management technologies, ESP32 can switch between different power modes.

For details on ESP32's power consumption in different power modes, please refer to section "RTC and Low-Power Management" in *ESP32 Datasheet*.

# 5. Peripherals and Sensors

Please refer to Section Peripherals and Sensors in ESP32 Datasheet.

#### Note:

External connections can be made to any GPIO except for GPIOs in the range 6-11, 16, or 17. GPIOs 6-11 are connected to the module's integrated SPI flash and PSRAM. GPIOs 16 and 17 are connected to the module's integrated PSRAM. For details, please see Section 7 *Schematics*.

# 6. Electrical Characteristics

# 6.1 Absolute Maximum Ratings

Stresses beyond the absolute maximum ratings listed in the table below may cause permanent damage to the device. These are stress ratings only, and do not refer to the functional operation of the device that should follow the recommended operating conditions.

**Table 5: Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
VDD33	Power supply voltage	-0.3	3.6	V
$I_{output}^{-1}$	Cumulative IO output current	-	1,100	mA
$T_{store}$	Storage temperature	-40	85	°C

- 1. The module worked properly after a 24-hour test in ambient temperature at 25 °C, and the IOs in three domains (VDD3P3\_RTC, VDD3P3\_CPU, VDD\_SDIO) output high logic level to ground. Please note that pins occupied by flash and/or PSRAM in the VDD\_SDIO power domain were excluded from the test.
- 2. Please see Appendix IO\_MUX in ESP32 Datasheet for IO's power domain.

# 6.2 Recommended Operating Conditions

**Table 6: Recommended Operating Conditions** 

Symbol	Parameter	Min	Typical	Max	Unit
VDD33	Power supply voltage	3.0	3.3	3.6	V
$I_{VDD}$	Current delivered by external power supply	0.5	-	-	Α
Т	Operating temperature	-40	-	85	°C

# 6.3 DC Characteristics (3.3 V, 25 °C)

Table 7: DC Characteristics (3.3 V, 25 °C)

Symbol	Parameter	Min	Тур	Max	Unit
$C_{IN}$	Pin capacitance	-	2	-	рF
$V_{IH}$	High-level input voltage	0.75×VDD <sup>1</sup>	-	VDD1+0.3	V
$V_{IL}$	Low-level input voltage	-0.3	-	0.25×VDD <sup>1</sup>	V
$ I_{IH} $	High-level input current	-	-	50	nA
$ I_{IL} $	Low-level input current	-	-	50	nA
$V_{OH}$	High-level output voltage	0.8×VDD <sup>1</sup>	-	-	V
$V_{OL}$	Low-level output voltage	-	-	0.1×VDD <sup>1</sup>	V

Symbol	Parameter		Min	Тур	Max	Unit
	High-level source current (VDD $^1$ = 3.3 V, V <sub>OH</sub> >= 2.64 V, output drive strength set to the maximum)	VDD3P3_CPU power domain <sup>1, 2</sup>	-	40	-	mA
$I_{OH}$		VDD3P3_RTC power domain <sup>1, 2</sup>	-	40	-	mA
		VDD_SDIO power domain <sup>1, 3</sup>	-	20	-	mA
$I_{OL}$	Low-level sink current (VDD $^1$ = 3.3 V, V $_{OL}$ = 0.495 V, output drive strength set to the maximum)		-	28	-	mA
$R_{PU}$	Resistance of internal pull-up resistor		-	45	-	kΩ
$R_{PD}$	Resistance of internal pull-down resistor		-	45	-	kΩ
$V_{IL\_nRST}$	Low-level input voltage of CHIP_PU to power off the chip		-	-	0.6	V

#### Notes:

- 1. Please see Appendix IO\_MUX in <u>ESP32 Datasheet</u> for IO's power domain. VDD is the I/O voltage for a particular power domain of pins.
- 2. For VDD3P3\_CPU and VDD3P3\_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA,  $V_{OH}>=2.64$  V, as the number of current-source pins increases.
- 3. Pins occupied by flash and/or PSRAM in the VDD\_SDIO power domain were excluded from the test.

## 6.4 Wi-Fi Radio

Table 8: Wi-Fi Radio Characteristics

Parameter	Condition	Min	Typical	Max	Unit
Operating frequency range $^{note1}$	-	2412	-	2484	MHz
Output impedance note2	-	-	*	-	Ω
TX power note3	11n, MCS7	12	13	14	dBm
1× power	11b mode	18.5	19.5	20.5	dBm
	11b, 1 Mbps	-	-97	-	dBm
	11b, 11 Mbps	-	-88	-	dBm
	11g, 6 Mbps	-	-92	-	dBm
Sensitivity	11g, 54 Mbps	-	-75	-	dBm
Sensitivity	11n, HT20, MCS0	-	-92	-	dBm
	11n, HT20, MCS7	-	-72	-	dBm
	11n, HT40, MCS0	-	-89	-	dBm
	11n, HT40, MCS7	-	-69	-	dBm
	11g, 6 Mbps	-	27	-	dB
Adjacent channel rejection	11g, 54 Mbps	-	13	-	dB
Adjacent charmentejection	11n, HT20, MCS0	-	27	-	dB
	11n, HT20, MCS7	-	12	-	dB

#### Notes:

- 1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.
- 2. For the modules that use IPEX antennas, the output impedance is 50  $\Omega$ . For other modules without IPEX antennas, users do not need to concern about the output impedance.
- 3. Target TX power is configurable based on device or certification requirements.

## 6.5 BLE Radio

## 6.5.1 Receiver

Table 9: Receiver Characteristics - BLE

Parameter	Conditions	Min	Тур	Max	Unit
Sensitivity @30.8% PER	-	-94	-93	-92	dBm
Maximum received signal @30.8% PER	-	0	-	-	dBm
Co-channel C/I	-	-	+10	-	dB
	F = F0 + 1 MHz	-	-5	-	dB
	F = F0 – 1 MHz	-	-5	-	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	-	-25	-	dB
Adjacent charmer selectivity C/1	F = F0 – 2 MHz	-	-35	-	dB
	F = F0 + 3 MHz	-	-25	-	dB
	F = F0 - 3 MHz	-	-45	-	dB
	30 MHz ~ 2000 MHz	-10	-	-	dBm
Out of band blooking parformance	2000 MHz ~ 2400 MHz	-27	-	-	dBm
Out-of-band blocking performance	2500 MHz ~ 3000 MHz	-27	-	-	dBm
	3000 MHz ~ 12.5 GHz	-10	-	-	dBm
Intermodulation	-	-36	-	-	dBm

#### 6.5.2 Transmitter

Table 10: Transmitter Characteristics - BLE

Parameter	Conditions	Min	Тур	Max	Unit
RF transmit power	-	-	0	-	dBm
Gain control step	-	-	3	-	dBm
RF power control range	-	-12	-	+9	dBm
	$F = F0 \pm 2 MHz$	-	-52	-	dBm
Adjacent channel transmit power	$F = F0 \pm 3 \text{ MHz}$	-	-58	-	dBm
	$F = F0 \pm > 3 MHz$	-	-60	-	dBm
$\Delta \ f1_{ ext{avg}}$	-	-	-	265	kHz
$\Delta~f2_{\sf max}$	-	247	-	-	kHz
$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	-	-	+0.92	-	-
ICFT	-	-	-10	-	kHz
Drift rate	-	-	0.7	-	kHz/50 μs
Drift	-	-	2	-	kHz

## 6.6 Reflow Profile




Figure 4: Reflow Profile

#### Note:

Solder the module in a single reflow. If the PCBA requires multiple reflows, place the module on the PCB during the final reflow.

# 7. Schematics

This is the reference design of the module.




Figure 5: Schematics of ESP32-WROVER-E




Figure 6: Schematics of ESP32-WROVER-IE

# 8. Peripheral Schematics

This is the typical application circuit of the module connected with peripheral components (for example, power supply, antenna, reset button, JTAG interface, and UART interface).




Figure 7: Peripheral Schematics

#### Note:

- Soldering Pad 39 to the Ground of the base board is not necessary for a satisfactory thermal performance. If users do want to solder it, they need to ensure that the correct quantity of soldering paste is applied.
- To ensure the power supply to the ESP32 chip during power-up, it is advised to add an RC delay circuit at the EN pin. The recommended setting for the RC delay circuit is usually R = 10 k $\Omega$  and C = 0.1  $\mu$ F. However, specific parameters should be adjusted based on the power-up timing of the module and the power-up and reset sequence timing of the chip. For ESP32's power-up and reset sequence timing diagram, please refer to Section *Power Scheme* in *ESP32 Datasheet*.




Figure 8: Discharge Circuit for VDD33 Rail

#### Note:

The discharge circuit can be applied in scenarios where ESP32 is powered on and off repeatedly by switching the power rails, and there is a large capacitor on the VDD33 rail. For details, please refer to Section *Power Scheme* in *ESP32 Datasheet*.




Figure 9: Reset Circuit

#### Note:

When battery is used as the power supply for ESP32 series of chips and modules, a supply voltage supervisor is recommended to avoid boot failure due to low voltage. Users are recommended to pull CHIP\_PU low if the power supply for ESP32 is below 2.3 V.

# 9. Physical Dimensions




Figure 10: Physical Dimensions

# 10. Recommended PCB Land Pattern




Figure 11: Recommended PCB Land Pattern

# 11. U.FL Connector Dimensions




Figure 12: U.FL Connector Dimensions

# 12. Learning Resources

#### 12.1 Must-Read Documents

The following link provides documents related to ESP32.

#### • ESP32 Datasheet

This document provides an introduction to the specifications of the ESP32 hardware, including overview, pin definitions, functional description, peripheral interface, electrical characteristics, etc.

#### • ESP32 ECO V3 User Guide

This document describes differences between V3 and previous ESP32 silicon wafer revisions.

#### ECO and Workarounds for Bugs in ESP32

This document details hardware errata and workarounds in the ESP32.

#### • ESP-IDF Programming Guide

It hosts extensive documentation for ESP-IDF ranging from hardware guides to API reference.

#### • ESP32 Technical Reference Manual

The manual provides detailed information on how to use the ESP32 memory and peripherals.

#### • ESP32 Hardware Resources

The zip files include the schematics, PCB layout, Gerber and BOM list of ESP32 modules and development boards.

#### • ESP32 Hardware Design Guidelines

The guidelines outline recommended design practices when developing standalone or add-on systems based on the ESP32 series of products, including the ESP32 chip, the ESP32 modules and development boards.

## • ESP32 AT Instruction Set and Examples

This document introduces the ESP32 AT commands, explains how to use them, and provides examples of several common AT commands.

• Espressif Products Ordering Information

#### 12.2 Must-Have Resources

Here are the ESP32-related must-have resources.

#### • ESP32 BBS

This is an Engineer-to-Engineer (E2E) Community for ESP32 where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

#### • ESP32 GitHub

ESP32 development projects are freely distributed under Espressif's MIT license on GitHub. It is established to help developers get started with ESP32 and foster innovation and the growth of general knowledge about the hardware and software surrounding ESP32 devices.

## • ESP32 Tools

This is a webpage where users can download ESP32 Flash Download Tools and the zip file "ESP32 Certification and Test".

## • ESP-IDF

This webpage links users to the official IoT development framework for ESP32.

## • ESP32 Resources

This webpage provides the links to all available ESP32 documents, SDK and tools.

# **Revision History**

Date	Version	Release notes
		Updated the following figures:
2020-06-11	V1.1	Figure 1 ESP32-WROVER-E Block Diagram
		Figure 2 ESP32-WROVER-IE Block Diagram
2020-05-22	V1.0	Official release