#### XUP Vitis Labs (2019.2) 2 5. RTL 1. 8. 3. Improving 6. 7. Vision Setup **PYNQ** Introduction Kernel Performance Optimization Debugging **Application** Vitis to Vitis Wizard Lab

# **Improving Performance**

#### Introduction

In GUI Flow lab, you learned how to create a project using GUI mode and went through entire design flow. At the end of the lab, you saw the limited transfer bandwidth due to 32-bit data operations. This bandwidth can be improved, and in turn system performance can be improved, by transferring wider data, and performing multiple operations in parallel. This is one of the common optimization methods to improve the kernel's bandwidth.

### **Objectives**

After completing this lab, you will learn to:

- · Create a project using Empty Application template in the Vitis GUI flow
- · Import provided source files
- Run Hardware Emulation to see increased bandwidth
- · Build the system and test it in hardware
- Perform profile and application timeline analysis in hardware emulation

## **Steps**

### **Create a Vitis Project**

1. Source Vitis environment and set environment variables

If you have opened a new terminal window then execute following two shell scripts and set LIBRARY\_PATH

```
source ~/aws-fpga/vitis_setup.sh
source ~/aws-fpga/vitis_runtime_setup.sh
export LIBRARY_PATH=/usr/lib/x86_64-linux-gnu
```

2. Launch Vitis GUI

Invoke GUI by executing the following command:

vitis &

Continue with the workspace you have used in previous lab

3. Create a new acceleration project giving <code>wide\_vadd</code> as the project name, and click <code>Next></code>

You should see xilinx\_aws-vu9p-f1\_shell-v04261818\_201920\_1 as one of the platforms if you are continuing with previous lab, otherwise add it from ~/aws-fpga/Vitis/aws\_platform


4. Select Empty Application as the template and click Finish

The project is generated


5. Import provided source files from ~/sources/improving\_performance\_lab/wide\_vadd sub-directories

Select src directory in Explorer view, right click and select Import Sources...


- Import improving\_performance\_lab/wide\_vadd/hw\_src/wide\_vadd\_krnl.cpp for hardware accelerator
- $\bullet \ \ \text{Import all} \ \ *.\mathsf{cpp} \ \ \text{and} \ \ *.\mathsf{hpp} \ \ \text{files in} \ \ \mathsf{improving\_performance\_lab/wide\_vadd/sw\_src/} \ \ \mathsf{for host code application}$



- - ▼ i wide\_vadd [ x86\_0 ]
    - ▶ ⋒ Includes
    - ▶ 📂 \_ide
    - Emulation-HW
    - Emulation-SW
    - ▶ 〆 Hardware



- 6. Within *Project Editor* view click on in the *Hardware Functions* window and add wide\_vadd function as a *Hardware Function* (kernel)
- 7. Change the binary container name to wide\_vadd\_example by clicking on it once and typing over. This is necessary as the name is hard-coded in wide\_vadd.cpp on line 69



### Analyze the kernel code

The DDR controller natively has a 512-bit wide interface internally. If we parallelize the dataflow in the accelerator, we will be able to process 16 array elements per clock tick instead of one. So, we should be able to get an instant 16x computation speed-up by just vectorizing the input

1. Double-click wide\_vadd.cpp to view its content

Look at lines 62-67 and note wider (512 bits) kernel interface

uint512\_dt is used in stead of unsigned int here for input, output and internal variables for data storage.


```
void wide_vadd(
  const uint512_dt *in1, // Read-Only Vector 1
  const uint512_dt *in2, // Read-Only Vector 2
  uint512_dt *out, // Output Result
  int size // Size in integer
)
```

2. Scroll down further and look at lines 78-80 where local memories are defined of the same data type and width (512 bits)


```
uint512_dt v1_local[BUFFER_SIZE]; // Local memory to store vector1
uint512_dt v2_local[BUFFER_SIZE];
uint512_dt result_local[BUFFER_SIZE]; // Local Memory to store result
```

### **Setup Hardware Emulation**

- 1. Set Active build configuration: to Emulation-HW
- 2. Set HW\_EMU in the host code to use smaller data size (1,024 times smaller) as input to save emulation time ( wide\_vadd.cpp line 41)
  - Right click wide\_vadd application in Explorer view, select C/C++ Build Settings
  - In the left-hand side view select C/C++ Build > Settings .
  - In GCC Host Compiler (x86\_64) > Preprocessor, add HW\_EMU in defined symbols window, and enter **OK**
  - Click Apply and Close
  - · Click Yes to rebuild



- 3. Set dedicated location of kernel and memory interface
  - Right click wide\_vadd > Emulation-HW in Assistant view, select Settings
  - Navigate to wide\_vadd kernel, adjust memory and SLR settings according to the screenshot below
  - Click Apply and Close




#### Build and run in hardware emulation mode

1. Build in Emulation-HW mode


This will take about 10 minutes

- 2. After build completes, open Run Configurations window
- 3. Set Working Directory at Arguments tab (of Run Configurations) to \${workspace\_loc:wide\_vadd}/Emulation-HW/ by unchecking Use default check-box, and backspacing the directory path. This is because the xclbin location is hard coded in host source code





4. Click Apply and then Run

Notice the kernel wait time is about 12 seconds.




- 5. Check generated kernel interface
- Open Link Summary with Vitis Analyzer by expanding Emulation-HW > wide\_vadd\_example and double-clicking Link Summary
- Select System Diagram. Notice that all ports (in1, in2, and out) are using one bank
- · Click Kernels tab
- · Check the Port Data Width parameter. All input and output ports are 512 bits wide whereas size (scalar) port is 32 bits wide





#### • Select Platform Diagram in the left panel

Observe that there are four DDR4 memory banks and two PLRAM banks. In this design, bank1, which uses SLR2, is being used for all operands. Also notice that bank0 and bank2 are connected to SLR1




1. Close the Vitis Analyzer.

2. Run Vitis Analyzer on timing trace


```
cd /home/centos/workspace/wide_vadd/Emulation-HW
vitis_analyzer timeline_trace.csv
```

3. Zoom into area where data transfer on various ports of the kernel is taking place and observe the sequential data transfer between two input operands and a result since only one memory controller is being used



### Use multiple memory banks

There are four DDR4 memory banks available on the accelerator card. In the previous section, we used only one bank. As we have three operands (two read and one write) it may be possible to improve performance if more memory banks are used simultaneously, providing maximize the bandwidth available to each of the interfaces. So it is possible to use the topology shown in following Figure.




This will provide the ability to perform high-bandwidth transactions simultaneously with different external memory banks. Remember, long bursts are generally better for performance than many small reads and writes, but you cannot fundamentally perform two operations on the memory at the same time.

To connect a kernel to multiple memory banks, you need to

- 1. Assign the kernel's interface to a memory controller
- 2. Assign the kernel to an SLR region

Please note that since the DDR controllers are constrained to different SLR (Super Logic Region), the routing between two SLR may have some challenges in timing closure when the design is compiled for bitstream. This technique is valuable in the cases where one SLR has two DDR controllers.

- 1. Assign memory banks as shown in figure below
  - Right click wide\_vadd > Emulation-HW in Assistant view, select Settings
  - Navigate to wide\_vadd kernel, and adjust memory and SLR settings
  - · Click Apply and Close



#### 2. Build Emulation-HW

This will take about 10 minutes. After build completes, open Run Configurations window

#### 3. Click Run

Notice that the kernel wait time has reduced from about 12 seconds (single memory bank) to 9 seconds (two memory banks) indicating performance improvement


```
☐ Console 
☐ Problems 
☐ Vitis Log 
☐ Guidance


<terminated> (exit value: 0) wide_vadd-Default [OpenCL] /home/centos/workspace/wide_vadd/Emulation-HW/wide_vadd (4/25/20, 4:18 AM)
INFO: [HW-EM 01] Hardware emulation runs simulation underneath. Using a large data set will result in long simulation times.
Running kernel test XRT-allocated buffers and wide data path:
OCL-mapped contiguous buffer example complete!
 ----- Key execution times
OpenCL Initialization
                                     : 18288.072 ms
Allocate contiguous OpenCL buffers :
                                          6.584 ms
Set kernel arguments
                                          9.920 ms
Map buffers to userspace pointers
Populating buffer inputs
                                          0.289 ms
                                          0.386 ms
Software VADD run
                                          0.189 ms
Memory object migration enqueue
                                          4.084 ms
OCL Enqueue task
Wait for kernel to complete
                                          1.954 ms
                                     : 9002.437 ms
: 1.644 ms
Read back computation results
INFO::[ Vitis-EM 22 ] [Time elapsed: 0 minute(s) 28 seconds, Emulation time: 0.0735397 ms]
Data transfer between kernel(s) and global memory(s)
wide_vadd_1:m_axi_gmem-DDR[0]
                                        RD = 128.000 KB
                                                                      WR = 0.000 KB
wide_vadd_1:m_axi_gmem1-DDR[2]
wide_vadd_1:m_axi_gmem2-DDR[1]
                                          RD = 128.000 KB
                                                                        WR = 0.000 KB
                                          RD = 0.000 \text{ KB}
                                                                        WR = 128.000 KB
```

- 4. Check generated kernel interface
- Open Link Summary with Vitis Analyzer by expanding Emulation-HW > wide\_vadd\_example and double-clicking Link Summary
- · Select System Diagram

· Click Kernels tab

Notice all ports (in1, in2, and out) are using different memory banks






1. Run Vitis Analyzer on timing trace

```
cd /home/centos/workspace/wide_vadd/Emulation-HW
vitis_analyzer timeline_trace.csv
```

2. Zoom into area where data transfer on various ports of the kernel is taking place and observe that data fetching is taking place in parallel and result is written overlapping the fetching data, increasing the bandwidth



3. Close Vitis Analyzer

#### Conclusion

From a simple vadd application, we explored several steps to increase system performance:

- Expand kernel interface width
- Assign dedicated memory controller
- Use Vitis Analyzer to view the result

Start the next lab: Optimization Lab