

# Getting started with MCC and Soteria-G3 User guide Rev 1.2 Jan 31, 2023

#### TABLE OF CONTENTS

1	INT	RODUCTION	4
	1.1	Purpose	4
	1.2	Scope	4
	1.3	References	4
	1.4	Pre-requisites	
		ASSUMPTIONS AND DEPENDENCIES	
	1.5		
	1.6	GLOSSARY OF TERMS AND ACRONYMS	4
2	WH	IAT IS SOTERIA?	6
3	SE	TTING UP AN MCC PROJECT WITH SOTERIA LIBRARY	7
	3.1	CREATING PROJECT AND ADDING COMPONENTS	
	3.1. 3.1.		
	3.1.		
	3.1.	· · ·	
	3.1.	, , ,	
	3.1.		
	3.2		
	3.2.	.1 UART peripheral component	11
	3.2.		
	3.2.	·	
	3.2.	·······································	
	3.2.		
	3.2.	.6 WDT peripheral component	15
	3.2.	, ,	
	3.2.	, , ,	
	3.2.	, , , , , , , , , , , , , , , , , , , ,	
	3.3	CONFIGURING PROJECT SETTINGS	18
	3.4	CODE GENERATION.	19
4	SO.	TERIA-G3 SAMPLE LIBRARY PROJECT	22
	4.1	OPENING SG3 SAMPLE LIBRARY PROJECT	
	4.2	HIGH LEVEL DESIGN	23
5	SO.	TERIA-G3 LIBRARY PROJECT STRUCTURE	24
6	SO.	TERIA-G3 LIBRARY APIS	25
_			
	6.1. 6.1.	55 5	25 26
	6.1. 6.1.	,	
	6.1.		
-			
7		TERIA USER INTERACTION AND FEEDBACK	
	7.1	Debugging	29
	7.2	ON BOARD LEDS	30

8	APPLICATION TASKS FOR DEBUGGING	.33
9	REVISION HISTORY	.34

# 1 Introduction

# 1.1 Purpose

This document provides details on how to use MCC with CEC173x part and use Soteria secure-boot solution.

# 1.2 Scope

The scope of this document is limited to providing the user with a high-level overview of MCC, Soteria-G3 and getting started with using Soteria-G3 in CEC173x part.

#### 1.3 References

MPLAB MCC getting started: <a href="https://microchipdeveloper.com/mcc:start">https://microchipdeveloper.com/mcc:start</a>

# 1.4 Pre-requisites

IDE	MPLABX IDE v6.05
DFP	v1.8.258
Debugger (only in case of debugging)	ICD4 or PICKit4
Compiler	XC32 v4.21
Device	CEC1736_S0_2ZW
Development board	EV19K07A
	development board with, (a) CEC173x internal
	Flash pre-programmed binary, and (b) external
	Flash modules with pre-programmed AP_FW
	binaries
Harmony3 Core	v1.1.5
Utilities	MicrochipTech/cec173x_soteria_utilities
	(github.com)

# 1.5 Assumptions and Dependencies

The user is expected to have a fair idea of using MCC with any other Microchip microcontrollers.

# 1.6 Glossary of Terms and Acronyms

Term/Acronym	Meaning/Expansion

AP	Application Processor
API	Application Programming Interface
BSP	Board Support Package
СоТ	Chain-Of-Trust
ECIA	Embedded Controller Interrupt Aggregator
GPIO	General Purpose Input Output
HAL	Hardware Abstraction Layer
Hex	Hexadecimal
IRQ	Interrupt Request
MCC	Microchip Code Configurator
OEM	Original Equipment Manufacturer
PLIB	Peripheral Library
RoT	Root-Of-Trust
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver and
	Transmitter

#### 2 What is Soteria?

Soteria-G3 is a firmware design executed on the CEC173x family of devices. It can be used in conjunction with any application processor (AP) that boots out of an external SPI flash device to extend the Root-of-Trust (RoT) and enforce a secure boot process in the system.

Soteria-G3 uses the CEC173x immutable secure bootloader, implemented in ROM, as the system RoT. The CEC173x secure bootloader loads, decrypts and authenticates the embedded controller firmware from the external (or internal) SPI Flash device. The validated Soteria-G3 that runs on the CEC173x is designed to subsequently authenticate the application processor firmware (AP\_FW) located in the same SPI Flash component and up to three additional SPI Flash components.

Soteria-G3 prevents the system from booting unless the AP\_FW stored in the external SPI Flash is authentic code signed by the original equipment manufacturer (OEM). It offers security features to authenticate the SPI Flash image in the external SPI Flash device.

The validated AP\_FW that runs on the application processor can utilize crypto resources in the CEC173x to authenticate other code in the system, thereby extending the Chain-of-Trust (CoT) to ensure that all code running in the system is authorized.


Soteria-G3 also supports secure firmware updates, which can authenticate updates to both AP\_FW and Soteria-G3 in the system.

# 3 Setting up an MCC project with Soteria library

# 3.1 Creating Project and adding components

#### 3.1.1 SG3 library component

- Create a new "32-bit MCC Harmony Project" and select "CEC1736\_S0\_2ZW" as the target device
- Select and download "cec173x\_soteria\_lib" component from MCC content manager
- 3. To add Soteria as a library into the created application project, "double click" on "CEC173x Soteria" component which can be found under "Libraries → Harmony → Libraries → CEC173x Soteria" under "Device Resources" window as shown below




4. The Soteria library component should get added in the "Project Graph" and "Project Resources" as shown below




# 3.1.2 UART peripheral component

To add UART peripheral into the created application project, "double click" on "UARTO" component which can be found under "Peripherals → UART → UARTO" under "Device Resources" window as shown below




 The UART peripheral component should get added in the "Project Graph" and "Project Resources" as shown below



# 3.1.3 QMSPI peripheral component

To add QMSPI peripheral into the created application project, "double click" on "QMSPI0" which can be found under "Peripherals → QMSPI → QMSPI0" under "Device Resources" window as shown below




- 2. Follow similar steps mentioned in step #7, add "QMSPI1", which is located below "QMSPI0"
- 3. The QMSPI peripheral components should get added in the "Project Graph" and "Project Resources" as shown below




#### 3.1.4 SMBUS peripheral component

 To add SMB peripheral into the created application project, "double click" on "SMB0" which can be found under "Peripherals → SMB → SMB0" under "Device Resources" window as shown below




- Similarly, add SMB1, SMB2, SMB3, SMB4 found under "Peripherals → SMB" under "Device Resources" window
- The SMB peripheral components should get added in the "Project Graph" and "Project Resources" as shown below




# 3.1.5 PWM peripheral component

To add *PWM* peripheral into the created application project, "double click" on "PWM0" which
can be found under "Peripherals → PWM → PWM0" under "Device Resources" window as
shown below




2. The *PWM* peripheral components should get added in the "*Project Graph*" and "*Project Resources*" as shown below




#### 3.1.6 Capture and compare timer peripheral component

 To add *CCT* peripheral into the created application project, "double click" on "CCT" which can be found under "Peripherals → CCT → CCT" under "Device Resources" window as shown below




4. The *CCT* peripheral components should get added in the "*Project Graph*" and "*Project Resources*" as shown below



# 3.2 Configuring peripheral components


# 3.2.1 UART peripheral component

1. Change the UART0 configuration as shown in the below image




## 3.2.2 QMSPI peripheral component

1. Change QMSPI0 and QMSPI1 configurations as shown in the below image




# 3.2.3 SMBUS peripheral component

1. Change SMB0, SMB1, SMB2, SMB3 and SMB4 configurations as shown in the below image




Microchip Technology Ltd.




# 3.2.4 GPIO peripheral component

1. Goto "Plugins -> Pin Configuration" located in the project graph as shown in the below image




2. Change the pin configurations as shown in the below image




# 3.2.5 NVIC peripheral component


 Goto "Plugins -> NVIC Configuration" located in the project graph as shown in the below image



2. Change the interrupt configurations as shown in the below image




Microchip Technology Ltd.




# 3.2.6 WDT peripheral component

1. Goto "System-> WDT" as shown in the image below




2. Change WDT configuration as shown in the below image




#### 3.2.7 PWM peripheral component

1. Change PWM0 configuration as shown in the below image




# 3.2.8 VTR monitor peripheral component

1. Goto "System-> EC Register Bank" as shown in the image below




2. Change *VTR monitor* configuration as shown in the below image



#### 3.2.9 Capture and compare timer peripheral component

1. Change Capture and Compare Timer configuration as shown in the below image




# 3.3 Configuring project settings

1. Select the project configurations as shown in the below image




# 3.4 Code generation


 Click on the "Generate" button located under "Project Resources" window and wait for the code generation to complete




2. Once the code generation is complete, the Soteria can be located under the "Libraries" logical folder of the current project as shown below



3. Once the code generation is complete, the project structure should look like the image below



4. If you get the below error during the project creation process, then navigate to "Tools -> Options -> Plugins Tab -> MPLAB Code Configurator x.x" as shown in Step #2 under Section 4.1 of this document and re-set the path to the Harmony Framework with the same value again



- 5. Include the file "common.h" in the main.c file of this project
- 6. To run the SG3 application, the application's main function should call the functions described in Section 6.1.2 as shown below



7. Refer to Section 6 and Section 8 to understand the usage of the available API functions and OEM tasks


# 4 Soteria-G3 sample library project

To ease the process of creating a Soteria-G3 project from scratch, a sample project has already been created, which can be found under

"HarmonyFrameworkPath/cec173x\_soteria\_lib/apps/sg3\_h3\_port/"

## 4.1 Opening SG3 sample library project


- 1. From the MCC content manger, select the component "cec173x soteria lib" and download it
- 2. Locate the "MCC Content Path" by navigating to "Tools -> Options -> Plugins Tab -> MPLAB Code Configurator x.x" tab as shown below



- 3. Navigate to this location to find the folder "cec173x\_soteria\_lib/apps/sg3\_h3\_port/firmware/" which contains the SG3 application project for this device
- 4. Open the "sg3\_h3\_port" sample application project in MPLABX

5. Users can get started with developing an application by using the application task functions of this project as mentioned in **Section 8** of this document

# 4.2 High level design



# **5 Soteria-G3 library project structure**

common/debug/	APIs for UART debugging
common/include/	APIs for working with GPIO and ECIA
	blocks
	2. Common file inclusions for use by
	application
	3. Linker script
config/	MCC generated PLIB files
hal/	Hardware Abstraction Layer APIs (not to be
	used unless an API is not present in
	ahb_api_mpu.h)
kernel/	SG3 APIs for application use
oem/	Functions and definitions for adding user code
packs/	MCC generated device specific files (not for
	application use)
platform/	Application specific configurations
	2. Interrupt handling routines
startup/	Device startup file

# 6 Soteria-G3 library APIs

# 6.1.1 UART debugging

# 6.1.1.1 Formatted printing to UART

Function prototype:
void tracex(const char *fmt,);
Description:
The function usage is like the <i>printf</i> function of stdio
Inputs:
Same as <i>printf</i> function of stdio
Outputs:
None
6.1.1.2 ISR safe formatted printing to UART
Function prototype:
void tracex_from_ISR(const char *fmt,);
Description:
This function is an ISR safe equivalent of <i>tracex</i>
This function is an ISR safe equivalent of <i>tracex</i> Inputs:

Microchip Technology Ltd.

Outputs:
----------

None

# 6.1.1.3 Hex dump to UART

Function prototype:

void print\_buf(uint8\_t \*buf, uint32\_t len);

**Description:** 

Prints hexadecimal values inside a buffer of user defined length

#### Inputs:

Input Parameter	Description
buf	Pointer to a user defined allocated buffer which contains
len	Length of the user defined allocated buffer

#### Outputs:

None

# 6.1.2 Soteria-G3 specific APIs

#### 6.1.2.1 Soteria-G3 firmware initialization

Function prototype:

int sg3\_init(void);

**Description:** 

Initializes the Soteria-G3 firmware application

Microchip Technology Ltd.

In	nuts:
111	pulo.

None

#### Outputs:

Input Parameter	Description
0	Soteria-G3 initialization succeeded
-1	Soteria-G3 initialization failed

#### 6.1.2.2 Start Soteria-G3 firmware operation

Function prototype:
void sg3_start(void);
Description:
Runs the Soteria-G3 firmware application
Note:
Inputs:
None
Outputs:
None

# 6.1.3 Peripheral access

To access peripherals from OEM functions, please refer to the API functions provided in file "ahb\_api\_mpu.h" located under "cec173x\_soteria\_lib /apps/sg3\_h3\_port" sample SG3 project. SG3 design constraints does not allow accessing these peripherals directly using MCC generated APIs.

#### 6.1.4 ROM API access

The OEM tasks, oem1, oem2, oem3 can access ROM APIs listed in "rom\_api\_mpu.h" located under "cec173x\_soteria\_lib/apps/sg3\_h3\_port".

To access ROM APIs, based on task add ROM API permission by calling

"oem\_task1\_rom\_api\_permission\_add", "oem\_task2\_rom\_api\_permission\_add",

"oem\_task3\_rom\_api\_permission\_add", with argument having the bit set corresponding to the ROM API, refer "di\_permissions\_rom\_apis\_tbl0", "di\_permissions\_rom\_apis\_tbl\_1".

Each task can access only 8 ROM APIs listed.

#### Example:

OEM1 can add permission to access table 0 ROM APIs eg : BROM version by calling: oem\_task1\_rom\_api\_permission\_add(DI\_PERMISSION\_ROM\_API\_ROM\_VER\_TBL0); Followed by:

MPU\_API\_rom\_ver();

Similarly, one another new function call is required to access table 1 ROM APIs eg: efuse byte read, Efuse write byte after which the operation can be performed.

oem\_task1\_rom\_api\_permission\_add(DI\_PERMISSION\_ROM\_API\_EFUSE\_BYTE\_READ\_TBL1 | DI\_PERMISSION\_ROM\_API\_EFUSE\_BYTE\_WRITE\_TBL1);

Followed by:


MPU\_API\_efuse\_byte\_read(byte\_index, out\_data);

MPU\_API\_efuse\_byte\_write(byte\_index, out\_data);

# 7 Soteria user interaction and feedback

# 7.1 Debugging

- 1. Connect a micro-USB cable to the P2 connector on the development board
- 2. Connect the debugger to the J33 connector on the development board



Power and serial port connector (CEC1736)

- 3. Open the "sg3\_h3\_port" sample Soteria project using MPLABX IDE (Refer Section 4.1)
- 4. Clean and build the project by selecting "Clean and Build" option from the project context menu
- 5. Start a debug session of this project by selecting the "**Debug**" option from the project context menu
- 6. Click on "Run" from the "Debug" context menu
- 7. Open "PuTTY" or any other serial port application with the following settings
  - a. Baud rate: 115200
  - b. Stop bits: 1
  - c. Flow control: Off
  - d. Parity: None
- 8. The UART output from SG3 can be observed on the serial port application

# 7.2 On board LEDs

State	Observation
Authenticating AP images	Blink rate = 2Hz
	Pattern = None
Authentication completed	Blink rate = 0.5Hz
and no error detected	Pattern = None
Authentication completed	Blink rate = 1Hz
and non-fatal error detected	Pattern = 2
Authentication completed	Blink rate = 1Hz
and fatal error detected	Pattern = 1
Executing recovery	Blink rate = 4Hz
sequence	Pattern = None
Authentication completed	Blink rate = 1Hz
post recovery and no error	Pattern = None
detected	

LED12 behavior

State	AP0 critical	AP1 critical	LED5	LED6
	image	image		
Authenticating AP	No failure	No failure	Off	Off
images	Image failure	No failure	Blink rate =	Off
			1Hz	
			Pattern =	
			None	
	No failure	Image failure	Off	Blink rate =
				1Hz
				Pattern =
				None
	Image failure	Image failure	Blink rate =	Blink rate =
			1Hz	1Hz
			Pattern =	Pattern =
			None	None

Executing recovery	Recover image	No recovery	Blink rate =	Off
sequence			4Hz	
			Pattern =	
			None	
	No recovery	Recover image	Off	Blink rate =
				4Hz
				Pattern =
				None
	Recover image	Recover image	Blink rate =	Blink rate =
			4Hz	4Hz
			Pattern =	Pattern =
			None	None
Authentication	Non-fatal error	No failure	Blink rate =	Off
completed and error			1Hz	
detected			Pattern =	
			None	
	No Failure	Non-fatal error	Off	Blink rate =
				1Hz
				Pattern =
				None
	Non-fatal error	Non-fatal error	Blink rate =	Blink rate =
			1Hz	1Hz
			Pattern =	Pattern =
			None	None
	No failure	Fatal error	Off	Blink rate =
				1Hz
				Pattern = 2
	Non-fatal error	Fatal error	Blink rate =	Blink rate =
			1Hz	1Hz
			Pattern =	Pattern = 2
			None	
	Fatal error	Х	Blink rate =	Blink rate =
			1Hz	1Hz
			Pattern = 1	Pattern = 1

Authentication	Pass	Pass	Off	Off
completed and no error				
detected				
Authentication	Image	No image	Blink rate =	Off
completed post recovery	recovered	recovered	1Hz	
			Pattern =	
			None	
	No image	Image	Off	Blink rate =
	recovered	recovered		1Hz
				Pattern =
				None
	Image	Image	Blink rate =	Blink rate =
	recovered	recovered	1Hz	1Hz
			Pattern =	Pattern =
			None	None

LED5 and LED6 behavior

# Blink patterns:

- 1. Blink Blink Off Off <repeat>
- 2. Blink Off Off <repeat>

# 8 Application tasks for debugging

Soteria provides OEM task functions for user to play around with various features of the application project.

There are three functions provided to the user to get started with Soteria.

- oem\_task1\_function ()
- oem\_task2\_function ()
- oem\_task3\_function ()

The user can add his own code inside these functions to evaluate the capabilities and features of Soteria and CEC173x secure-boot controller.

Please refer to the sample Soteria application project present in

"cec173x\_soteria\_lib/apps/sg3\_h3\_port" for reference. The OEM task functions can be located under "src/oem/oem\_task1", "src/oem/oem\_task2" and "src/oem/oem\_task3" directories.

# 9 Revision History

Name	Revision Level	Date	Section	Remarks
Shreyas Kannan	0.1	March 29, 2022	1	Initial draft
Shreyas Kannan	0.2	March 30, 2022	2, 3, 4, 5, 6	Updated
Shreyas Kannan	0.3	April 1, 2022	2, 3, 4, 5, 6	Updated
Shreyas Kannan	0.4	April 5, 2022	1.4, 1.6, 2, 4, 5	Updated
Shreyas Kannan	0.5	April 6, 2022	6.2	Updated
Shreyas Kannan	0.6	April 7, 2022	4, 7	Updated
Shreyas Kannan	1.0	May 18, 2022	3, 4, 6, 8	Updated
Shreyas Kannan	1.1	Jan 03, 2023	3,4,6	Updated
Shreyas Kannan	1.2	Jan 31, 2023	3	Updated