Arm® Arm926EJ-S™ Processor-Based MPU, 800 MHz, MIPI DSI® or CSI-2, LVDS, RGB, 2D Graphics, Gigabit Ethernet with TSN, CAN-FD, Octal/Quad SPI, Crypto, PUF



SAM9X7 Series Fine Pitch Package Devices

Introduction

The SAM9X7 Series microprocessors are high-performance and cost-optimized Arm926EJ-S CPU-based embedded microprocessors (MPU), running up to 800 MHz. The devices integrate powerful peripherals for connectivity and user interface applications, including MIPI DSI, LVDS, RGB and 2D graphics, MIPI-CSI-2, Gigabit Ethernet with TSN and CAN-FD. Advanced security functions are offered, such as tamper detection, secure boot, secure key storage, TRNG, PUF as well as high-performance crypto accelerators for AES and SHA. The SAM9X7 Series is supported by Microchip MPLAB®-X development tools, Harmony, Linux® distributions and the Ensemble Graphics Toolkit.

Reference Documents

The SAM9X7 Series Fine Pitch Package devices conform functionally to the SAM9X7 Series device data sheet referenced below, except for the differences described in this product brief and for the anomalies described in the SAM9X7 Series Silicon Errata and Data Sheet Clarifications document referenced below.

Туре	Title	Literature No.	Available
Data sheet	SAM9X7 Series	DS60001813	www.microchip.com
Errata sheet ⁽¹⁾	SAM9X7 Series Silicon Errata and Data Sheet Clarification	DS80001082	www.microchip.com

Note:

1. The SAM9X7 Series errata sheet applies even though it does not refer explicitly to SAM9X7 Series Fine Pitch Package devices.

Features

- CPU Running up to 800 MHz
 - Arm926EJ-S Arm Thumb® processor
 - 32-Kbyte data cache, 32-Kbyte instruction cache, Memory Management Unit (MMU)
- Memories
 - One 176-Kbyte internal ROM
 - 80-Kbyte internal ROM embedding a secure bootloader program supporting boot on NAND Flash, SD Card, SPI or QSPI Flash; bootloader features selectable by OTP bits
 - 96-Kbyte ROM for NAND Flash BCH ECC table
 - One 64-Kbyte internal SRAM (SRAM0), single cycle access at system speed
 - DDR3(L)/DDR2 controller running at up to 266 MHz
 - External Bus Interface (EBI) supporting:
 - 16-bit 8/4-bank DDR3(L)/DDR2
 - 16-bit static memories
 - 8-bit NAND Flash with up to 24-bit programmable multi-bit error correcting code
 - One 10-Kbyte OTP memory for secure key storage with Emulation mode (OTP bits are emulated by a 4-Kbyte SRAM (SRAM1))

System Running up to 266 MHz

- Power-on reset cells, reset controller, shutdown controller, periodic interval timer, watchdog timer running on internal slow RC oscillator (32 kHz typical) and real-time clock running on slow crystal oscillator (32,768 kHz)
- Two internal trimmed RC oscillators with typical values: 32 kHz (slow) and 12 MHz (fast)
- Two crystal oscillators: 32.768 kHz (slow) and 20 to 50 MHz (fast)
- One PLL for the system and one PLL optimized for USB high-speed operation (480 MHz)
 - One PLL for audio operations, with dedicated output clock
 - One PLL in LVDS I/F (LVDS usage only)
 - One PLL in MIPI DPHY (MIPI DSI usage only)
- One dual-port 16-channel DMA controller
- Advanced interrupt controller and debug unit
- JTAG port with disable bit in OTP memory
- Two programmable clock output signals

Low-Power Modes

- Backup mode with RTC, eight 32-bit general purpose backup registers, and shutdown controller to control the external power supply
- Clock generator and power management controller
- Software-programmable ultra-low power modes: Very slow clock operating mode (ULP0), and no-clock operating mode (ULP1) with fast wake-up capabilities
- Software programmable power optimization capabilities

Peripherals

- LCD controller with overlay, alpha-blending, rotation, scaling and color conversion; display size up to 1024x768 (XGA) with overlay (application-dependent); still images up to 1280x720 (720p)
- RGB, LVDS, MIPI DSI interfaces (see Configuration Summary)
- 2D graphics controller supporting fill BLT, copy BLT, transparent BLT, blend/alpha BLT, ROP4 BLT (raster operations) and command ring buffer
- Image sensor controller with ITU-R BT; 601/656/1120 video interface support up to 5 Mpixels; support of raw Bayer 12, YCbCr, monochrome and JPEG compressed sensors up to 12 bits
 - MIPI CSI2 I/F support
 - 12-bit parallel I/F support
- One high-speed USB device, three high-speed USB hosts with dedicated on-chip transceivers
- One 10/100/1000 Mbps Ethernet Mac controller, with IEEE -1588 and TSN support, RGMII and RMII support
- Two 4-bit secure digital multimedia card controllers
- Two CAN FD controllers with timestamping
- One Quad/Octal SPI controller
- Two 3-channel 32-bit timers/counters
- Two high-resolution (64-bit) periodic interval timers
- One synchronous serial controller
- One inter-IC sound multi-channel controller with TDM support
- One audio class D controller with single-ended or bridge-tied load connection to power stage
- One 4-channel 16-bit PWM controller



- Thirteen FLEXCOMs (USART, SPI and TWI/I2C)
- One 8-channel, 12-bit, analog-to-digital converter with 4/5 wires resistive touchscreen support
- Hardware Cryptography
 - SHA (SHA1, SHA224, SHA256, SHA384, SHA512) and HMAC compliant with FIPS PUB 180
 - AES: 256-, 192-, 128-bit key algorithms compliant with FIPS PUB 197
 - AES/SHA tight coupling for IPsec hardware acceleration
 - TDES: 2-key or 3-key algorithms compliant with FIPS PUB 46
 - True random number generator compliant with NIST Special Publication 800-22 Test Suite and FIPS PUBs 140-2 and 140-3
 - Key bus providing private key transfers between AES, TDES, TRNG, OTPC
 - Physical Unclonable Function (PUF) including NIST SP 800-90B (DRNG) and embedding four Kbytes of SRAM (PUFSRAM)

• I/O Ports

- Four parallel input/output controllers
- Up to 106 programmable I/O lines multiplexed with up to four peripheral I/Os
- Input change interrupt capability on each I/O line, optional Schmitt trigger input
- Individually programmable open-drain, pull-up and pull-down resistors, synchronous output
- General-purpose analog and digital inputs tolerant to positive and negative current injection
- Design for low ElectroMagnetic Interference (EMI)
 - Slewrate-controlled I/Os
 - DDR PHY with impedance-calibrated drivers
 - Spread spectrum PLLs
- Operating Conditions
 - Junction temperature (T_I) range: -40°C to +125°C
 - SAM9X7x-V devices ambient temperature (T_A) range: -40°C to +105°C
- Package
 - 9x9 mm², 0.5-mm pitch, 256-ball BGA



1. Configuration Summary


Table 1-1. Configuration Summary

Feature	SAM9X70	SAM9X72	SAM9X75						
Package	9	9x9 mm², 0.5-mm pitch, 256-ba	II BGA						
Core	Arm926EJ-S @ 800 MHz								
SMC	Up to 16 bits								
MIPI DPHY	No Bidirectional, 4 lane								
PIOs	106								
SRAM0/SRAM1	64/4 Kbytes								
Quad/Octal SPI		1							
LCD, GFX2D	No	LVDS, parallel port	LVDS, MIPI DSI, parallel port						
Camera Interface (ISC)	Para	allel port	MIPI CSI2, parallel port						
GMAC	10/100/	1000 Mbps with IEEE-1588 and	TSN support						
CAN-FD	No		2						
USB		3 (3 hosts or 2 hosts/1 device	e)						
UART/SPI/I2C		13							
SDIO/SD/MMC		2							
I2SMCC/SSC/CLASSD		1/1/1							
ADC Inputs		8 (8 channels)							
64-bit/32-bit Timer Counter Channels		2/6							
PWM		4 (PWMC)							
Cryptography		AES/TDES/SHA/TRNG							



2. Block Diagram

Figure 2-1. SAM9X7 Series Block Diagram



3. Signal Description

The following table provides details on signal names classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Туре	Comments	Active Level
	Clocks, Oscillators and PL	Ls		
XIN	Main Crystal Oscillator Input	Input	_	_
XOUT	Main Crystal Oscillator Output	Output	_	_
XIN32	32.768 kHz Crystal Oscillator Input	_		
XOUT32	32.768 kHz Crystal Oscillator Output	Output	_	_
RTUNE	USB External Tune Resistor	Analog	-	_
PCK[1:0]	Programmable Clock Output	Output	_	_
AUDIOCLK	Audio Programmable Clock Output	Output	_	_
	Shutdown, Wake-Up Logi	С		
SHDN	Shutdown Control	Output	_	_
WKUP0	Wake-Up Input	Input	_	_
	ICE and JTAG			
TCK	Test Clock	Input	_	_
TDI	Test Data In	Input	_	_
TDO	Test Data Out	Output	_	_
TMS	Test Mode Select	Input	_	_
JTAGSEL	JTAG Selection	Input	_	_
RTCK	Return Test Clock	Output	-	_
	Reset/Test			
NRST	External Reset Input	Input	_	Low
NRST_OUT	Reset Controller Output	Output	_	Low
TST	Test Mode Select	Input	_	_
NTRST	Test Reset Signal	Input	_	_
	Debug Unit - DBGU			
DRXD	Debug Receive Data	Input	_	_
DTXD	Debug Transmit Data	Output	_	_
	Advanced Interrupt Controlle	r - AIC		
IRQ	External Interrupt Input	Input	_	_
FIQ	Fast Interrupt Input	Input	_	-
	PIO Controller - PIOA - PIOB - PIO	C - PIOD		
PA[31:0]	Parallel IO Controller A	I/O	_	_
PB[26:0]	Parallel IO Controller B	I/O	_	-
PC[31:0]	Parallel IO Controller C	I/O	_	_
PD[14:0]	Parallel IO Controller D	I/O	_	_
	External Bus Interface - El	BI	'	
A[22:0]	Address Bus	Output	-	_
NWAIT/NANDRDY	External Wait Signal/NAND Flash R/B Signal	Input	-	Low
	Static Memory Controller - S	SMC		'
NCS[2:0]	Chip Select Lines	Output	-	Low
NWR[1:0]	Write Signal	Output	-	Low
NRD	Read Signal	Output	_	Low



continued				
Signal Name	Function	Туре	Comments	Active Leve
NWE	Write Enable	Output	_	Low
NBS[1:0]	Byte Mask Signal	Output	_	Low
	NAND Flash Controller	'		
NANDDAT[7:0]	NAND Flash I/O	I/O	_	_
NANDCS	NAND Flash Chip Select	Output	_	Low
NANDOE	NAND Flash Output Enable	Output	_	Low
NANDWE	NAND Flash Write Enable	Output	_	Low
NANDALE	NAND Address Latch Enable	Output	_	Low
NANDCLE	NAND Command Latch Enable	Output	_	Low
	DDR2/DDR3(L) Controller			
SDCK	DRAM Clock	Output	_	_
SDCKN	DRAM Clock Bar	Output	_	_
SDCKE	DRAM Clock Enable	Output	_	High
DDRCS	DRAM Chip Select	Output	_	Low
BA[2:0]	Bank Select	Output	_	Low
SDWE	DRAM Write Enable	Output	_	Low
DDR_VREF	I/O Reference Voltage	I/O	_	-
DDR_CAL	Calibration Input	I/O	_	-
RAS - CAS	Row and Column Signal	Output	_	Low
A[22:0]	Address Bus	Output	_	_
SDA10	SDRAM Address 10 Line	Output	_	_
D[15:0]	Data Bus	I/O	_	_
DQS[1:0]	Positive Data Strobe	I/O	_	_
DQSN[1:0]	Negative Data Strobe (DDR2/3(L)-SDRAM only)	I/O	_	_
DQM[1:0]	Write Data Mask	Output	_	_
RESETN	DDR3-SDRAM Reset	Output	_	_
	Secure Data Memory Card - SDMM	· · · · · ·		
SDMMCx_CMD	SD Card/eMMC™ Command Line	I/O	_	_
SDMMCx_CK	SD Card/eMMC Clock Signal	Output	_	_
SDMMCx_DAT[3:0]	SD Card/eMMC Data Lines	I/O	_	_
	Flexible Serial Communication Controller - I	LEXCOMx [12:0)]	
FLEXCOMx_IO0	Transmit Data (TXD/MOSI/TWD)	I/O	_	_
FLEXCOMx_IO1	Receive Data (RXD/MISO/TWCK)	I/O	_	_
FLEXCOMx_IO2	Serial Clock (SCK/SPCK)	I/O	_	_
FLEXCOMx IO3	Clear To Send/Peripheral Chip Select	I/O	_	_
FLEXCOMx_IO4	Request To Send/Peripheral Chip Select	Output	_	_
FLEXCOMx_IO5	Peripheral Chip Select	Output	_	_
FLEXCOMx_IO6	Peripheral Chip Select	Output	_	_
FLEXCOMx_IO7	LON Collision	Input	_	_
	Synchronous Serial Controller -			l
TD	Transmit Data	Output	_	_
RD	Receive Data	Input	_	_
TK	Transmit Clock	I/O	_	_
RK	Receive Clock	I/O	_	_
TF	Transmit Frame Synchronization	I/O	_	_



continued				
Signal Name	Function	Туре	Comments	Active Level
RF	Receive Frame Synchronization	1/0		_
	Timer/Counter - TCx [5	5:0]		
TCLK[2:0]	External Clock Input	Input	_	_
TIOA[2:0]	I/O Line A	1/0	_	_
TIOB[2:0]	I/O Line B	1/0	_	_
	Pulse Width Modulation Contro	oller - PWMC		
PWM[3:0]	Pulse Width Modulation Output	Output	_	_
	USB Host High Speed Port -	·		
HHSDMA	USB Host Port A High Speed Data -	Analog	_	_
HHSDPA	USB Host Port A High Speed Data +	Analog	_	_
HHSDMB	USB Host Port B High Speed Data -	Analog	_	_
HHSDPB	USB Host Port B High Speed Data +	Analog	RTUNE	_
HHSDMC	USB Host Port C High Speed Data -	Analog	_	_
HHSDPC	USB Host Port C High Speed Data +	Analog	_	_
	USB Device High Speed Port			
DHSDM	USB Device High Speed Data -	Analog	_	_
DHSDP	USB Device High Speed Data +	Analog	_	_
	Gigabit Ethernet 10/100/1000 with IEEE-1588 and		nlv) - GMAC	
GTXCK/GREFCK	Transmit Clock or Reference Clock	1/0	_	_
G125CK	125 MHz Reference Clock	Input	_	_
GRXCK	Receive Clock	Input	_	_
GTXEN/GTXCTL	Transmit Enable or Transmit Control	Output	_	_
GTX[3:0]	Transmit Data	Output	_	_
GCRSDV/GRXCTL	Receive Data Valid or Receive Control	Input	_	_
GRX[3:0]	Receive Data	Input	_	_
GRXER	Receive Error	Input	_	_
GMDC	Management Data Clock	Output	_	_
GMDIO	Management Data Input/Output	I/O	_	_
GTSUCOMP	TSU Timer Comparison Valid	Output	_	_
d130COWII	Analog-to-Digital Converte	•	_	_
AD[7:0]	8 Analog Inputs	Input	_	_
AD[7.0] ADTRG	ADC Trigger	Input	_	_
		Analog	_	_
ADVREFN	ADC Negative Reference Voltage	Input	-	_
ADVREFP	ADC Positive Reference Voltage	Analog	_	_
ADVICELL		Input	_	
	CAN Controller - CANx	[1:0]		I
CANRXx	CAN Receive	Input	_	-
CANTXx	CAN Transmit	Output	_	-
	Class D Controller - CLA			
CLASSD_L0	Class D Controller Left Output 0	Output	-	-
CLASSD_L1	Class D Controller Left Output 1	Output	_	_
CLASSD_L2	Class D Controller Left Output 2	Output	-	-
CLASSD_L3	Class D Controller Left Output 3	Output	-	-
CLASSD_R0	Class D Controller Right Output 0	Output	-	-
CLASSD_R1	Class D Controller Right Output 1	Output	_	_



continued				
Signal Name	Function	Туре	Comments	Active Level
CLASSD_R2	Class D Controller Right Output 2	Output	-	Active Level
CLASSD_R3	Class D Controller Right Output 3	Output	_	_
CL/133D_N3	Quad/Octal I/O SPI - QSPI	Output		
QSCK	Quad IO SPI Serial Clock	Output	_	_
QCS	Quad IO SPI Chip Select	Output	_	_
QIO[7:0]	IO SPI I/O 0 to 7	I/O	_	_
QDQS	Octal IO Data Strobe	1/0	_	_
QINT	Interrupt	Input	_	_
QIIVI	Inter IC Sound Multi Channel Controller		_	_
I2SMCC_MCK	Main System Bus Clock	Output	_	_
I2SMCC_CK	Serial Clock	I/O	_	_
I2SMCC_WS	I2S Word Select	1/0	_	_
I2SMCC_DIN				
	Serial Data Input	Input	-	-
I2SMCC_DOUT	Serial Data Output	Output	_	-
1 41D1 D DF0 07	MIPI DPHY			
MIPI_DP[3:0]	MIPI DPHY Differential Output Data Lane [3:0]	I/O	_	_
MIPI_DN[3:0]	· ·			
MIPI_CLKP	MIPI DPHY Differential Output Clock Lane	I/O	_	_
MIPI_CLKN				
MIPI_REXT	Calibration Reference Resistor (4.02 KΩ E96)	I/O	_	_
	Low Voltage Differential Signaling Control	ler (LVDS)		
LVDS_A[3:0]P	Differential LVDS Data Line Transceiver Output [3:0]	Output	_	_
LVDS_A[3:0]M	Differential EVD3 Data Life Transceiver Output [5.0]	Output		
LVDS_CLK1M	Differential LVDS Cleak Line Transcention Output	O. stores et		
LVDS_CLK1P	Differential LVDS Clock Line Transceiver Output	Output	_	_
	Image Sensor Controller (ISC)	'	'	'
ISC_MCK	Main System Bus Clock to Sensor	Output	_	_
ISC_PCK	Pixel Clock from Sensor	Input	_	_
ISC_D[11:0]	Data	Input	_	_
ISC_HSYNC	Horizontal Synchronization	Input	_	_
ISC_VSYNC	Vertical Synchronization	Input	_	_
ISC_FIELD	Field to Interface Video Streams	Input	_	_
	LCD Controller (LCDC)			
LCDC_DAT[23:0]	Data Bus	Output	_	_
LCDC_PCK	Pixel Clock	Output	_	_
LCDC_HSYNC	Horizontal Synchronization	Output	_	_
LCDC_VSYNC	Vertical Synchronization	Output	_	_
LCDC_DEN	Data Enable	Output	_	_
LCDC_DISP	Display On/Off	Output	_	_
	PWM for Contrast Control	Output		



4. Package and Pinout

4.1 Package


The SAM9X7 Series Fine Pitch Package Devices are available in the following package.

Package Name	Ball Count	Ball Pitch	Package Size
TFBGA256	256	0.5 mm	9x9 mm

For further details, refer to Mechanical Characteristics.

4.2 Pinout

Figure 4-1. SAM9X7 Series Fine Pitch Package Device Pinout





			Primary		Alterna	te		PIO Peripheral			Reset State					
BGA.	Power Rail	Power Rail I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER					
U9	VDDIOP0	GPIO	PA0	I/O	-	-	Α	SDMMC0_DAT0	I/O	1	PIO, I, PU, ST					
P9	VDDIOP0	GPIO	PA1	I/O	_	-	Α	SDMMC0_CMD	I/O	1	PIO, I, PU, ST					
R7	VDDIOP0	GPIO	PA2	I/O	WKUP1	-	Α	SDMMC0_CK	I/O	1	PIO, I, PU, ST					
U8	VDDIOP0	GPIO	PA3	I/O	-	-	Α	SDMMC0_DAT1	I/O	1	PIO, I, PU, ST					
T7	VDDIOP0	GPIO	PA4	I/O	-	_	Α	SDMMC0_DAT2	I/O	1	PIO, I, PU, ST					
N9	VDDIOP0	GPIO	PA5	1/0	-	_	Α	SDMMC0_DAT3	1/0	1	PIO, I, PU, ST					
U7	VDDIOP0	GPIO	PA6	I/O	_	_	Α	FLEXCOM0_IO4	0	1	DIO I DII CT					
07	VDDIOPU	GPIO	PAG	1/0	_	_	В	SDMMC1_DAT1	I/O	1	PIO, I, PU, ST					
L8	VDDIOP0	GPIO	PA7	I/O	WKUP2	_	Α	FLEXCOM0_IO3	1/0	1	DIO I DII ST					
Lo	VDDIOPU	GPIO	PA/	1/0	WKUPZ	_	В	SDMMC1_DAT2	1/0	1	PIO, I, PU, ST					
U6	VDDIOP0	GPIO	PA8	I/O	WKUP3	_	Α	FLEXCOM0_IO2	1/0	1	PIO, I, PU, ST					
00	VDDIOPU	GPIO	PAO	1/0	WKUFS	_	В	SDMMC1_DAT3	1/0	1						
P8	VDDIOP0	GPIO	PA9	I/O	_	_	Α	FLEXCOM4_IO1	1/0	1,2	PIO, I, PU, ST					
го	VDDIOPU	GPIO	PAS	1/0	_	_	В	SDMMC1_DAT0	I/O	1						
T6	VDDIOP0	GPIO	PA10	1/0	1/0	1/0	I/O		_	Α	FLEXCOM4_IO0	I/O	1,2	DIO I DII CT		
10	VDDIOPU	GPIO	PATU	1/0	-	_	В	SDMMC1_CMD	I/O	1	PIO, I, PU, ST					
N7	VDDIOP0	GPIO	PA11	1/0	1/0		_	Α	FLEXCOM4_IO2	I/O	1,2	DIO I DII CT				
IN /	VDDIOPU	GPIO	PATT	1/0	-	_	В	SDMMC1_CK	I/O	1	PIO, I, PU, ST					
R6	VDDIOP0	GPIO	DA12 I/O	PA12	1/0	1/0	I/O	1/0	DA12 I/O	_	_	Α	FLEXCOM4_IO3	1/0	1,2	PIO, I, PU, ST
NO	VDDIOPU	GPIO	PAIZ	1/0	_	_	С	FLEXCOM5_IO4	0	1	P10, 1, P0, 31					
U5	VDDIOP0	GPIO	PA13	1/0			Α	FLEXCOM2_IO0	I/O	1	DIO I DII CT					
05	VDDIOPU	GPIO	PAIS	I/O	-	-	В	FLEXCOM4_IO4	0	1	PIO, I, PU, ST					
							A FLEXCOM2_IO1		I/O	1						
T5	VDDIOP0	GPIO	PA14	I/O	-	-	В	FLEXCOM5_IO3	I/O	1,2	PIO, I, PU, ST					
							С	FLEXCOM4_IO5	0	1						
							Α	TIOA0	I/O	1						
P7	VDDIOP0	GPIO	PA15	I/O	-	-	В	FLEXCOM5_IO1	I/O	1,2	PIO, I, PU, ST					
							С	CLASSD_R0	0	1						
							Α	TIOA1	I/O	1						
R5	VDDIOP0	GPIO	PA16	I/O	-	-	В	FLEXCOM5_IO0	I/O	1,2	PIO, I, PU, ST					
							С	CLASSD_R1	0	1						
							Α	TIOA2	I/O	1						
R4	VDDIOP0	GPIO	PA17	I/O	-	_	В	FLEXCOM5_IO2	I/O	1,2	PIO, I, PU, ST					
							С	CLASSD_R2	0	1						

N N	
王	

conti	nued												
			Primar	y	Alterna	te			Reset State				
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER		
							Α	TCLK0	I	1			
K7	VDDIOP0	GPIO	PA18	I/O	-	-	В	TK	I/O	1	PIO, I, PU, ST		
							С	CLASSD_L0	0	1			
							Α	TCLK1	I	1			
U4	VDDIOP0	GPIO	PA19	I/O	-	-	В	TF	I/O	1	PIO, I, PU, ST		
							С	CLASSD_L1	0	1			
							Α	TCLK2	I	1			
T4	VDDIOP0	GPIO	PA20	I/O	WKUP4	-	В	TD	0	1	PIO, I, PU, ST		
							С	CLASSD_L2	0	1			
							Α	TIOB0	I/O	1			
L5	VDDIOP0	GPIO	PA21	I/O	_	-	В	RD	I	1	PIO, I, PU, ST		
							С	CLASSD_L3	0	1			
							Α	TIOB1	I/O	1	PIO, I, PU, ST		
U3	VDDIOP0	GPIO	PA22	I/O	_	_	В	RK	I/O	1			
							С	CLASSD_R3	0	1			
	VDDIOP0						Α	TIOB2	I/O	1			
P4		GPIO	PA23	I/O	_	_	В	RF	I/O	1	PIO, I, PU, ST		
							С	FLEXCOM2_IO7	I	1			
ır	VDDANIA	CDIO	DA24 I	1/0	1/0	400		Α	FLEXCOM6_IO0	I/O	1	DIO I DII CT	
J5	VDDANA	GPIO	PA24	I/O	AD0	-	В	FLEXCOM5_IO6	0	1	PIO, I, PU, ST		
	\/DDANIA	CDIO	D.4.2.F	1/0	4.54		Α	FLEXCOM6_IO1	I/O	1	DIO I DII CT		
N4	VDDANA	GPIO	PA25	I/O	AD1	-	В	FLEXCOM5_IO5	0	1	PIO, I, PU, ST		
1.7=	\/DD.1111	2010	2106			400			Α	DRXD	I	1	DIO I DII CT
K5	VDDANA	GPIO	PA26	I/O	AD2	-	В	CANRX0	ı	1	PIO, I, PU, ST		
D 2	\/DDANIA	CDIO	D427	1/0	400		Α	DTXD	0	1	DIO I DII CT		
P3	VDDANA	GPIO	PA27	I/O	AD3	-	В	CANTX0	0	1	PIO, I, PU, ST		
	\/DD.4.\\	0010	2.00				Α	FLEXCOM1_IO0	I/O	1	DIO I DII CT		
M4	VDDANA	GPIO	PA28	I/O	AD4	-	В	CANTX1	0	1	PIO, I, PU, ST		
	\/DD.1111	2010	2.00				Α	FLEXCOM1_IO1	I/O	1	DIO I DII CT		
N3	VDDANA	GPIO	PA29	I/O	AD5	-	В	CANRX1	I	1	PIO, I, PU, ST		
							Α	FLEXCOM0_IO0	I/O	1			
N5	VDDANA	GPIO	PA30	I/O	AD6	_	В	FLEXCOM5_IO4	0	2	PIO, I, PU, ST		
							С	FLEXCOM4_IO4	0	2			
							Α	FLEXCOM0_IO1	I/O	1			
P2	VDDANA	GPIO	PA31	I/O	AD7	_	В	FLEXCOM4_IO5	0	2	PIO, I, PU, ST		
					"O AD		С	GTSUCOMP	0	1	· · ·		

contir	nued													
			Primar	Primary				PIO Peripheral			Reset State			
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER			
							Α	GRX2	I	1				
R12	VDDIOP2	GPIO	PB0	I/O	WKUP5	_	В	FLEXCOM2_IO4	0	1	PIO, I, PU, ST			
							С	GRXER	I	1				
N12	VDDIOD3	GPIO	PB1	I/O			Α	GRX3	I	1	DIO I DII CT			
NIZ	VDDIOP2	GPIO	PBI	1/0	rui 1/0	-	-	В	FLEXCOM2_IO3	I/O	1	PIO, I, PU, ST		
T12	VDDIOD3	CDIO	DDO	1/0			Α	G125CK	I	1	DIO I DII CT			
T12	VDDIOP2	GPIO	PB2	I/O	-	-	В	FLEXCOM2_IO2	I/O	1	PIO, I, PU, ST			
D11	VDDIOD3	CDIO	DDO	1/0	MIZLIDO		Α	GCRSDV/GRXCTL	I	1	DIO I DII CT			
R11	VDDIOP2	GPIO	PB3	I/O	WKUP6	-	В	FLEXCOM4_IO6	0	1	PIO, I, PU, ST			
1112	VDDIOD3	CDIO	PB4	1/0	_	_	Α	GTX2	0	1	DIO I DII CT			
U12	VDDIOP2	GPIO	PB4	I/O	-	_	В	FLEXCOM8_IO0	I/O	1	PIO, I, PU, ST			
D12	VDDIOD3	GPIO	DDE	1/0			Α	GTX3	0	1	DIO I DII CT			
P12	VDDIOP2	GPIO	PB5	I/O	-	-	В	FLEXCOM8_IO1	I/O	1	PIO, I, PU, ST			
T10	VDDIOD3	GPIO	PB6	I/O		_	Α	GTXCK/GREFCK	I/O	1	PIO, I, PU, ST			
110	VDDIOP2	GPIO	PBO		-	_	В	FLEXCOM0_IO7	I	1	PIO, I, PO, 31			
P11	VDDIOP2	GPIO PB7	PB7 I/O	I/O	I/O	_	_	Α	GTXEN/GTXCTL	0	1	PIO, I, PU, ST		
FII		GPIO				_	_	С	FLEXCOM6_IO2	I/O	1	PIO, I, PO, 31		
U11	VDDIOD3	GPIO PB8	PB8 I/O	_		Α	GRXCK	I	1	DIO I DII CT				
011	VDDIOP2	GPIO	PB8	1/0	_	-	С	FLEXCOM6_IO3	I/O	1	PIO, I, PU, ST			
										Α	GMDIO	I/O	1	
R10	VDDIOP2	GPIO	PB9	I/O	I/O	_	-	В	PCK1	0	1	PIO, I, PU, ST		
									С	FLEXCOM6_IO4	0	1		
							Α	GMDC	0	1				
T9	VDDIOP2	GPIO	PB10	I/O	-	- [В	PCK0	0	1	PIO, I, PU, ST			
							С	FLEXCOM8_IO2	I/O	1				
							Α	GRX0	I	1				
N10	VDDIOP2	GPIO	PB11	I/O	_	-	В	PWM0	0	2	PIO, I, PU, ST			
							С	FLEXCOM8_IO3	I/O	1				
							Α	GRX1	I	1				
U10	VDDIOP2	GPIO	PB12	I/O	-	- [В	PWM1	0	2	PIO, I, PU, ST			
							С	FLEXCOM8_IO4	0	1	I			
P10	VDDIOP2	GPIO	PB13	I/O	_	-	Α	GTX0	0	1	PIO, I, PU, ST			
1 10	VDDIOI Z	Gi 10	1013	1,0		-	В	PWM2	0	2	2			
Т8	VDDIOP2	GPIO	PB14	I/O	_	_	Α	GTX1	0	1	PIO, I, PU, ST			
	VDDIOI Z	Gi 10	1014	1,0			В	PWM3	0	2	110,1,10,31			

SAM9X7 Series Fine Pitch Package Devices
Package and Pinout

conti	nued											
			Primary		Alterna	te		PIO Peripheral			Reset State	
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER	
							Α	QI05	I/O	1		
C9	VDDQSPI	GPIO	PB15	1/0	_		В	_	-	-	PIO, I, PU, ST	
C9	VDDQSFI	GPIO	PBIS	1/0	_	-	С	FLEXCOM11_IO0	I/O	1	PIO, I, PO, 31	
							D	I2SMCC_WS	I/O	1		
							Α	Q106	I/O	1		
E11	VDDQSPI	GPIO	PB16	1/0		_	В	-	_	_	PIO, I, PU, ST	
EII	VDDQSFI	GFIO	L D 1 O	1/0	_	_	С	FLEXCOM11_IO1	I/O	1	PIO, I, PO, 31	
							D	I2SMCC_DIN	I	1		
							Α	QIO7	I/O	1		
C10	VDDQSPI	GPIO	PB17	I/O	-	-	С	FLEXCOM12_IO0	I/O	1	PIO, I, PU, ST	
							D	I2SMCC_DOUT	0	1		
							Α	QDQS	I	1		
C11	VDDQSPI	GPIO	PB18	1/0	WKUP7	_	В	ADTRG	I	1	PIO, I, PU, ST	
CII	VDDQ3F1	GFIO	1 510	1/0	WKUP/	_	С	FLEXCOM12_IO1	I/O	1	PIO, I, PO, ST	
							D	IRQ	I	1		
A12	VDDQSPI	GPIO	PB19	1/0	_	_	Α	QSCK	0	1	PIO, I, PU, ST	
AIZ	VDDQ3F1	GFIO	FDIS	1/0	_	_	С	FLEXCOM12_IO2	I/O	1		
D11	VDDQSPI	GPIO I	PB20 I	1/0	0 1/0	_	_	Α	QCS	0	1	PIO, I, PU, ST
DII	VDDQ3F1	GFIO	F B20	1/0	_	_	С	FLEXCOM12_IO3	I/O	1	FIO, I, FO, 31	
B12	VDDQSPI	GPIO	PIO PB21	PB21 I/O	_	_	Α	QIO0	I/O	1	PIO, I, PU, ST	
DIZ	VDDQ311	di io	1 021	1/0	_	_	С	FLEXCOM12_IO4	0	1	110,1,10,31	
E12	VDDQSPI	GPIO PB22	מבחם	I/O	_	_	Α	QIO1	I/O	1	PIO, I, PU, ST	
LIZ	VDDQ311	di io	1 022	1/0			С	FLEXCOM9_IO2	I/O	1	110,1,10,31	
B13	VDDQSPI	GPIO	PB23	1/0	_	_	Α	QIO2	I/O	1	PIO, I, PU, ST	
כום	VDDQ311	Gi 10	1 023	1/0	_	_	С	FLEXCOM9_IO3	I/O	1	110,1,10,51	
D12	VDDQSPI	GPIO	PB24	I/O	_	_	Α	QIO3	I/O	1	PIO, I, PU, ST	
D12	4DDQ3FF	GI IO	1 024	1/0			С	FLEXCOM9_IO4	0	1	1 10, 1, 1 0, 31	
A13	VDDQSPI	GPIO	PB25	1/0	WKUP8	_	Α	QINT	I	1	PIO, I, PU, ST	
7113	100001	3110	1 023	1,0	***************************************		D	I2SMCC_MCK	0	1	110,1,10,51	
C13	VDDQSPI	GPIO	PB26	1/0	_	_	Α	QI04	I/O	1	PIO I PII ST	
C15	VDDQ311	Gi io	1 020	1,0			D	I2SMCC_CK	I/O	1	PIO, I, PU, ST	
							Α	LCDC_DAT0	0	1		
B3	VDDIOP1	GPIO	PC0	I/O	-	- [В	ISC_D0	I	1	-,, -,-	
							С	FLEXCOM7_IO0	I/O	1		
							Α	LCDC_DAT1	0	1		
C3	VDDIOP1	GPIO	PC1	I/O	-	-	В	ISC_D1	I	1	PIO, I, PU, ST	
							C	FLEXCOM7_IO1	I/O	1		

SAM9X7 Series Fine Pitch Package Devices

Package and Pinout

contir	nued											
			Primar	у	Alternat	e		PIO Peripheral			Reset State	
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER	
							Α	LCDC_DAT2	0	1		
A7	VDDLVDS	GPIO	PC2	1/0	LVDS_A0M	_	В	ISC_D2	I	1	PIO, I, PU, ST	
					_		С	TIOA3	I/O	1		
							Α	LCDC_DAT3	0	1		
B7	VDDLVDS	GPIO	PC3	1/0	LVDS_A0P	_	В	ISC_D3	1	1	PIO, I, PU, ST	
							С	TIOB3	I/O	1		
							Α	LCDC_DAT4	0	1		
A8	VDDLVDS	GPIO	PC4	I/O	LVDS_A1M	-	В	ISC_D4	I	1	PIO, I, PU, ST	
							С	TCLK3	I	1	, , , , . , . , . ,	
							Α	LCDC_DAT5	0	1		
B8	VDDLVDS	GPIO	PC5	I/O	LVDS_A1P	LVDS_A1P	-	В	ISC_D5	I	1	PIO, I, PU, ST
							С	TIOA4	I/O	1		
							Α	LCDC_DAT6	0	1		
A9	VDDLVDS	VDS GPIO PC6	1/0	LVDS_A2M	_	В	ISC_D6	I	1	PIO, I, PU, ST		
							С	TIOB4	I/O	1		
					LVDS A2P -		Α	LCDC_DAT7		1		
В9	VDDLVDS	GPIO	PC7	I/O		LVDS_A2P	LVDS_A2P	-	В	ISC_D7	I	1
							С	TCLK4	I	1		
							Α	LCDC_DAT8	0	1		
A2	VDDIOP1	GPIO	PC8	I/O	_	-	В	ISC_D8	I	1	PIO, I, PU, ST	
							С	FLEXCOM9_IO0	I/O	1		
							Α	LCDC_DAT9	0	1		
D3	VDDIOP1	GPIO	PC9	I/O	_	-	В	ISC_D9	I	1	PIO, I, PU, ST	
							С	FLEXCOM9_IO1	I/O	1		
							Α	LCDC_DAT10	0	1		
A10	VDDLVDS	GPIO	PC10	I/O	LVDS_CLK1M	- 1	В	ISC_D10	I	1	PIO, I, PU, ST	
							С	PWM0	0	3		
							Α	LCDC_DAT11	0	1		
B10	VDDLVDS	GPIO	PC11	I/O	LVDS_CLK1P	-	В	ISC_D11	I	1	PIO, I, PU, ST	
							С	PWM1	0	3		
							Α	LCDC_DAT12	0	1		
A11	VDDLVDS	GPIO	PC12	I/O	LVDS_A3M	-	В	ISC_PCK	I	1	PIO, I, PU, ST	
							С	TIOA5	I/O	1		
							Α	LCDC_DAT13	0	1		
B11	VDDLVDS	GPIO	PC13 I/O	O LVDS_A3P	_	В	ISC_VSYNC	I	1			
					_		С	TIOB5	I/O	1		

SAM9X7 Series Fine Pitch Package Devices
Package and Pinout

contii	nued													
			Primar	у	Alterna	te		PIO Peripheral			Reset State			
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER			
							Α	LCDC_DAT14	0	1				
A3	VDDIOP1	GPIO	PC14	I/O	_	_	В	ISC_HSYNC	I	1	PIO, I, PU, ST			
							С	TCLK5	I	1				
							Α	LCDC_DAT15	0	1				
D5	VDDIOP1	GPIO	PC15	I/O	_	_	В	ISC_MCK	0	1	PIO, I, PU, ST			
							С	PCK0	0	2				
							Α	LCDC_DAT16	0	1				
C4	VDDIOP1	GPIO	PC16	I/O	_	_	В	ISC_FIELD	I	1	PIO, I, PU, ST			
								FLEXCOM10_IO0	I/O	1				
							Α	LCDC_DAT17	0	1				
B4	VDDIOP1	GPIO	PC17	I/O	-	_	_	В	FLEXCOM1_IO7	I	1	PIO, I, PU, ST		
							С	FLEXCOM10_IO1	I/O	1				
							Α	LCDC_DAT18	0	1				
A4	VDDIOP1	VDDIOP1 GPIO PC18	PC18	I/O	-	_	В	FLEXCOM10_IO2	I/O	1	PIO, I, PU, ST			
							С	PWM0	0	1				
							Α	LCDC_DAT19	0	1				
E6	VDDIOP1	GPIO	PC19	I/O	-	_	В	FLEXCOM10_IO3	I/O	1	PIO, I, PU, ST			
							С	PWM1	0	1				
							Α	LCDC_DAT20	0	1				
A5	VDDIOP1	GPIO	PC20	I/O	-	-	-	_	_	В	FLEXCOM10_IO4	0	1	PIO, I, PU, ST
							С	PWM2	0	1				
D7	VDDIOP1	GPIO	PC21	1/0	_	_	Α	LCDC_DAT21	0	1	PIO, I, PU, ST			
D7	VDDIOFI	GPIO	PCZI	1/0	_	_	С	PWM3	0	1	PIO, I, PO, 31			
C5	VDDIOP1	GPIO	PC22	1/0	_	_	Α	LCDC_DAT22	0	1	PIO, I, PU, ST			
C5	VDDIOFI	GPIO	PCZZ	1/0	_	_	В	FLEXCOM3_IO0	1/0	1	PIO, I, PO, 31			
B5	VDDIOP1	GPIO	PC23	1/0	WKUP9	_	Α	LCDC_DAT23	0	1	PIO, I, PU, ST			
БЭ	VDDIOFI	GPIO	PC23	1/0	WKUP9	_	В	FLEXCOM3_IO1	1/0	1	PIO, I, PO, 31			
C6	VDDIOP1	GPIO	PC24	1/0	WKUP10	_	Α	LCDC_DISP	0	1	PIO, I, PU, ST			
Co	ADDIOL I	Gi-10	1 C24	1/0	VVINOFIU	_	В	FLEXCOM3_IO4	0	1	110,1,10,31			
							Α	NTRST	I	1				
E7	VDDIOP1	GPIO	PC25	I/O	WKUP12	-	В	FLEXCOM3_IO3	I/O	1	NRST_OUT, O, PD			
							С	NRST_OUT	0	1				
A6	VDDIOP1	GPIO	PC26	1/0	WKUP13	_	Α	LCDC_PWM	0	1	PIO, I, PU, ST			
	VDDIOI I	di io	1 C20	1/0	WINOI 13		В	FLEXCOM3_IO2	I/O	1	110,1,10,31			
G7	VDDIOP1	GPIO	PC27	1/0	_	_	Α	LCDC_VSYNC	0	1	PIO, I, PU, ST			
G/	VDDIOI I	GI IO	1 (2/	1/0	_	_	С	FLEXCOM1_IO4	0	1	110,1,10,31			

SAM9X7 Series Fine Pitch Package Devices

Package and Pinout

contir	nued											
			Primar	y	Alterna	te		PIO Peripheral			Reset State	
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER	
В6	VDDIOP1	GPIO	PC28	I/O		_	Α	LCDC_HSYNC	0	1	PIO, I, PU, ST	
ВО	VDDIOP1	GPIO	PC28	1/0	-	_	С	FLEXCOM1_IO3	I/O	1	PIO, I, PO, 31	
G8	VDDIOP1	GPIO	PC29	I/O	_	_	Α	LCDC_DEN	0	1	PIO, I, PU, ST	
Go	VDDIOFI	GFIO	FC29	1/0	_	_	С	FLEXCOM1_IO2	I/O	1	FIO, I, FO, 31	
C 7	VDDIOP1	GPIO	PC30	1/0	_	_	Α	LCDC_PCK	0	1	PIO, I, PU, ST	
	VDDIOI I	di io	1 030	170			С	FLEXCOM3_IO7	I	1	110,1,10,51	
D9	VDDIOP1	GPIO	PC31	1/0	WKUP11	-	Α	FIQ	I	1	PIO, I, PU, ST	
	1251011	Gi io		., 0	Witter 11	-	С	PCK1	0	2	110,1,10,31	
P15	VDDNF	GPIO	PD0	1/0	_	_	Α	NANDOE	0	1	PIO, I, PU	
3	755141	G. 10	1.50	., 0			С	FLEXCOM7_IO2	I/O	1	110,1,10	
R17	VDDNF	GPIO	PD1	I/O	_	_	Α	NANDWE	0	1	PIO, I, PU	
							С	FLEXCOM7_IO3	I/O	1		
P17	VDDNF	GPIO	PD2	I/O	_	_	Α	A21/NANDALE	0	1	A21,O, PD	
							С	FLEXCOM7_IO4	0	1		
T17	VDDNF	GPIO	PD3	I/O	_	_	A	A22/NANDCLE	0	1	A22,O, PD	
							C	FLEXCOM11_IO2	1/0	1		
P14	VDDNF	GPIO	PD4	I/O	_	_	A	NCS2/NANDCS	0	1	PIO, I, PU	
							С	FLEXCOM11_IO3	I/O	1		
114.6	VEDNE	CDIO	200	1/0			A	- NGC0		4		
U16	VDDNF	GPIO	PD5	I/O	_	-	В	NCS0	0	1	PIO, I, PU	
							C	FLEXCOM11_IO4	0	1		
R15	VDDNF	GPIO	PD6	I/O	_	_	A	NANDDAT0	1/0	1	PIO, I, PU	
							B A	A1 NANDDAT1	0 I/O	1 1		
T15	VDDNF	GPIO	PD7	I/O	_	_	В	A12	0	1	PIO, I, PU	
							A	NANDDAT2	1/0	1		
U15	VDDNF	GPIO	PD8	I/O	_	-	В	A19	0	1	PIO, I, PU	
							A	NANDDAT3	1/0	1		
R13	VDDNF	GPIO	PD9	I/O	_	-	В	A20	0	1	PIO, I, PU	
							A	NANDDAT4	1/0	1		
T13	VDDNF	GPIO	PD10	I/O	_	-	В	NRD NRD	0	1	PIO, I, PU	
							A	NANDDAT5	1/0	1		
T14	VDDNF	GPIO	PD11	I/O	_	-	В	NWR0/NWE	0	1	PIO, I, PU	
							A	NANDDAT6	1/0	1		
U14	VDDNF	GPIO	PD12	I/O	_	-	В	A0/NBS0	0	1	PIO, I, PU	
							A	NANDDAT7	1/0	1		
P13	VDDNF	GPIO	PD13	I/O	_	-	В	NWR1/NBS1	0	1	PIO, I, PU	

SAM9X7 Series Fine Pitch Package Devices

Package and Pinout

contir	ued										
			Primary		Alterna	te		PIO Peripheral			Reset State
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
U13	VDDNF	GPIO	PD14	I/O	-	_	А	NWAIT/NANDRDY	I	1	PIO, I, PU
G14	VDDIOM	power	VDDIOM	I	_	_	-	-	_	-	-
J11	VDDIOM	power	VDDIOM	ı	_	_	_	-	_	-	-
K11	VDDIOM	power	VDDIOM	I	-	_	-	-	_	-	-
K14	VDDIOM	power	VDDIOM	I	-	_	-	-	_	-	-
D4	VDDMIPI	power	VDDMIPI	ı	_	_	_	-	_	-	-
E9	VDDLVDS	power	VDDLVDS	I	-	_	-	-	_	-	-
R16	VDDNF	power	VDDNF	I	-	_	-	-	_	-	-
R8	VDDIOP0	power	VDDIOP0	ı	-	_	_	-	_	-	-
D8	VDDIOP1	power	VDDIOP1	I	_	-	-	-	-	-	-
T11	VDDIOP2	power	VDDIOP2	I	_	_	-	-	_	-	-
C12	VDDQSPI	power	VDDQSPI	ı	-	_	_	-	_	-	-
U2	VDDBU	power	VDDBU	I	-	_	-	-	_	-	-
P5	VDDBU	power	VDDBU	I	_	_	-	-	_	-	-
K4	VDDANA	power	VDDANA	ı	-	_	_	-	_	-	-
M3	GNDANA	ground	GNDANA	I	-	_	-	-	_	-	-
C8	VDDOUT25	power	VDDOUT25	I	-	_	-	_	_	-	-
G5	VDDIN33	power	VDDIN33	ı	-	_	_	-	_	-	-
K3	VDDIN33	power	VDDIN33	I	-	_	-	-	_	-	-
D6	VDDCORE	power	VDDCORE	I	-	_	-	-	_	-	-
E5	VDDCORE	power	VDDCORE	I	-	-	-	-	-	-	-
F5	VDDCORE	power	VDDCORE	I	-	_	-	-	_	-	-
F13	VDDCORE	power	VDDCORE	I	_	_	-	-	_	-	-
F14	VDDCORE	power	VDDCORE	ı	-	_	_	-	_	-	-
A1	GND	ground	GND	I	-	_	-	-	_	-	-
J3	GND	ground	GND	I	-	_	-	_	_	-	-
D10	GND	ground	GND	ı	-	_	_	-	_	-	-
H3	GND	ground	GND	I	-	_	-	-	_	-	-
L1	GND	ground	GND	I	_	_	-	-	_	-	-
H4	GND	ground	GND	ı	-	_	_	-	_	-	-
F3	GND	ground	GND	I	-	_	-	-	_	-	-
D13	GND	ground	GND	I	-	-	-	-	-	-	-
E4	GND	ground	GND	I	-	-	-	-	_	-	-
G11	GND	ground	GND	I	-	-	-	-	-	-	-
H5	GND	ground	GND	I	-	-	-	-	-	-	-
G10	GND	ground	GND	I	-	_	-	-	-	-	-
E10	GND	ground	GND	I	-	_	-	-	-	-	-

contir	nued										
			Primar	у	Alterna	ite		PIO Peripheral			Reset State
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
E8	GND	ground	GND	I	-	_	-	-	_	-	-
G13	GND	ground	GND	1	-	_	-	-	-	-	-
H11	GND	ground	GND	ı	-	-	-	-	-	-	-
E13	GND	ground	GND	ı	-	_	-	-	-	-	-
G2	GND	ground	GND	1	-	-	-	-	-	-	-
G1	GND	ground	GND	ı	_	_	_	-	_	-	-
G9	GND	ground	GND	I	_	-	-	-	-	-	-
E3	GND	ground	GND	I	_	_	-	-	-	-	-
H13	GND	ground	GND	I	-	_	-	-	-	-	-
A17	GND	ground	GND	1	-	-	-	-	-	-	-
K13	GND	ground	GND	I	-	-	-	-	-	-	-
E15	VDDIOM	DDRIO	D0	-	-	_	-	-	-	-	O, PD
F16	VDDIOM	DDRIO	D1	-	-	-	-	-	-	-	O, PD
E16	VDDIOM	DDRIO	D2	-	-	-	-	-	-	-	O, PD
D15	VDDIOM	DDRIO	D3	-	-	_	-	-	-	-	O, PD
C17	VDDIOM	DDRIO	D4	-	-	-	-	-	-	-	O, PD
E14	VDDIOM	DDRIO	D5	_	-	_	_	-	-	-	O, PD
D16	VDDIOM	DDRIO	D6	-	-	_	-	-	-	-	O, PD
D17	VDDIOM	DDRIO	D7	-	-	_	_	-	-	-	O, PD
C15	VDDIOM	DDRIO	D8	_	-	_	_	-	-	-	O, PD
C16	VDDIOM	DDRIO	D9	-	-	-	-	-	-	-	O, PD
D14	VDDIOM	DDRIO	D10	_	_	_	_	-	_	_	O, PD
B16	VDDIOM	DDRIO	D11	-	_	_	-	-	_	-	O, PD
B15	VDDIOM	DDRIO	D12	-	_	_	_	-	_	_	O, PD
C14	VDDIOM	DDRIO	D13	-	_	-	-	_	_	-	O, PD
B14	VDDIOM	DDRIO	D14	_	_	_	_	-	_	_	O, PD
A14	VDDIOM	DDRIO	D15	-	_	-	-	-	-	-	O, PD
K16	VDDIOM	DDRIO	A2	_	_	_	_	-	_	-	O, PD
L15	VDDIOM	DDRIO	A3	_	_	_	_	_	_	-	O, PD
M16	VDDIOM	DDRIO	A4	_	_	_	_	-	_	-	O, PD
K15	VDDIOM	DDRIO	A5	-	_	_	_	_	_	-	O, PD
L16	VDDIOM	DDRIO	A6	_	_	_	_	_	_	-	O, PD
J15	VDDIOM	DDRIO	A7	_	_	_	_	_	_	-	O, PD
H16	VDDIOM	DDRIO	A8	_	_	_	_	_	_	_	O, PD
P16	VDDIOM	DDRIO	A9	_	_	_	_	_	_	_	O, PD
N15	VDDIOM	DDRIO	A10	_	_	_	_	_	_	_	O, PD
M15	VDDIOM	DDRIO	A11	_	_	_	_	_	_	_	O, PD
14113	VDDIOW	DDING	7111								٥, ١ ٥

SAM9X7 Series Fine Pitch Package Devices
Package and Pinout

contii	nued										
			Primary		Alterna	te		PIO Peripheral			Reset State
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
N17	VDDIOM	DDRIO	A13	-	_	_	-	_	-	-	O, PD
N16	VDDIOM	DDRIO	A14	_	_	_	-	_	-	-	O, PD
H15	VDDIOM	DDRIO	A15	-	_	-	-	_	-	-	O, PD
G15	VDDIOM	DDRIO	A16	-	BA0	-	-	-	-	-	O, PD
G16	VDDIOM	DDRIO	A17	-	BA1	-	-	_	-	-	O, PD
F15	VDDIOM	DDRIO	A18	-	BA2	-	-	_	-	-	O, PD
J17	VDDIOM	DDRIO	NCS1	-	DDRCS	-	-	_	-	-	O, PU
L17	VDDIOM	DDRIO	SDCK	-	-	_	-	-	-	-	O, PD
M17	VDDIOM	DDRIO	SDCKN	_	-	_	-	_	-	-	O, PU
H17	VDDIOM	DDRIO	SDCKE	_	-	_	-	_	-	-	O, PU
J14	VDDIOM	DDRIO	RAS	-	_	_	-	_	-	-	O, PU
J16	VDDIOM	DDRIO	CAS	-	_	_	-	_	_	-	O, PU
J13	VDDIOM	DDRIO	SDWE	-	_	_	-	_	_	-	O, PU
L13	VDDIOM	DDRIO	SDA10	-	_	_	-	_	-	-	O, PU
E17	VDDIOM	DDRIO	DQM0	-	_	_	-	_	_	-	O, PU
B17	VDDIOM	DDRIO	DQM1	-	_	-	-	_	-	-	O, PU
G17	VDDIOM	DDRIO	DQS0	-	_	_	-	_	-	-	O, PD
F17	VDDIOM	DDRIO	NDQS0	-	_	-	-	_	-	-	O, PU
A16	VDDIOM	DDRIO	DQS1	-	_	-	-	_	-	-	O, PD
A15	VDDIOM	DDRIO	NDQS1	-	_	_	-	_	-	-	O, PU
M14	VDDIOM	analog	DDR_CAL	I	_	_	-	_	_	-	l
K17	VDDIOM	analog	DDR_VREF	I	_	_	-	_	-	-	I
H14	VDDIOM	DDRIO	RESETN	-	_	_	-	_	-	-	0
N1	VDDANA	analog	ADVREFP	-	_	-	-	_	-	-	l
N2	VDDANA	analog	ADVREFN	-	_	-	-	_	-	-	I
M2	VDDIN33	USBHS	HHSRTUNE	-	_	_	-	_	-	-	I
H2	VDDIN33	USBHS	HHSDPA	-	DHSDP	-	-	-	-	-	O, PD
H1	VDDIN33	USBHS	HHSDMA	-	DHSDM	_	-	_	_	-	O, PD
J2	VDDIN33	USBHS	HHSDPB	-	_	_	-	_	-	-	O, PD
J1	VDDIN33	USBHS	HHSDMB	-	_	_	-	_	_	-	O, PD
K2	VDDIN33	USBHS	HHSDPC	_	_	_	-	-	_	-	O, PD
K1	VDDIN33	USBHS	HHSDMC	_	_	_	-	_	_	-	O, PD
T3	VDDBU	GPIO	WKUP0	-	_	_	-	_	-	-	I, ST
H7	VDDBU	GPIO	SHDN	_	_	_	-	-	_	-	O, PD
P1	VDDBU	GPIO	JTAGSEL	_	_	_	-	_	_	-	I, PD
R1	VDDBU	GPIO	TST	-	_	_	-	_	-	-	I, PD, ST
L7	VDDIOP0	GPIO	TCK	_	-	_	-	_	-	-	I, ST

SAM9X7 Series Fine Pitch Package Devices

Package and Pinout

contir	nued										
			Primary		Alterna	te		PIO Peripheral			Reset State
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
J7	VDDIOP0	GPIO	TDI	-	-	-	-	-	_	_	I, ST
N6	VDDIOP0	GPIO	TDO	-	_	-	-	-	-	-	0
R2	VDDIOP0	GPIO	TMS	-	-	-	-	-	-	-	I, ST
R3	VDDIOP0	GPIO	RTCK	- 1	_	-	-	-	-	-	0
M5	VDDIOP0	GPIO	NRST	-	_	-	-	-	_	-	I, PU, ST
T1	VDDBU	CLOCK	XIN32	_	-	_	-	-	_	_	I
T2	VDDBU	CLOCK	XOUT32	-	-	_	-	-	_	_	0
G3	VDDIN33	CLOCK	XIN	-	_	-	-	-	_	-	I
G4	VDDIN33	CLOCK	XOUT	_	-	_	-	-	_	_	0
B1	VDDMIPI	analog	MIPI_DN0	I/O	-	_	-	-	_	-	HiZ ⁽¹⁾
B2	VDDMIPI	analog	MIPI_DP0	I/O	-	-	-	-	_	_	HiZ ⁽¹⁾
C1	VDDMIPI	analog	MIPI_DN1	I/O	-	_	-	-	_	_	HiZ ⁽¹⁾
C2	VDDMIPI	analog	MIPI_DP1	I/O	-	_	-	-	_	_	HiZ ⁽¹⁾
E1	VDDMIPI	analog	MIPI_DN2	I/O	-	-	-	-	_	-	HiZ ⁽¹⁾
E2	VDDMIPI	analog	MIPI_DP2	I/O	-	_	-	-	_	_	HiZ ⁽¹⁾
F1	VDDMIPI	analog	MIPI_DN3	I/O	-	_	-	-	_	_	HiZ ⁽¹⁾
F2	VDDMIPI	analog	MIPI_DP3	I/O	-	_	-	-	_	_	HiZ ⁽¹⁾
D1	VDDMIPI	analog	MIPI_CLKN	0	-	-	-	-	-	-	HiZ ⁽¹⁾
D2	VDDMIPI	analog	MIPI_CLKP	0	-	_	-	-	_	_	HiZ ⁽¹⁾
F4	VDDMIPI	analog	MIPI_REXT	I	-	_	-	-	_	_	լ(1)
L4	VDDANA	GPIO	AUDIOCLK	-	-	-	-	-	-	-	0
L10	VDDCORE	power	VDDCORE	I	-	-	-	-	-	-	-
L11	VDDCORE	power	VDDCORE	I	-	_	-	-	_	_	-
J4	VDDOUT25	power	VDDOUT25	I	-	-	-	-	-	-	-
L2	VDDANA	power	VDDANA	I	-	-	-	-	_	_	-
M1	VDDANA	power	VDDANA	I	_	-	-	-	-	-	-
N14	VDDIOM	power	VDDIOM	I	-	-	-	-	_	_	-
L3	GND	ground	GND	I	-	-	-	-	_	-	-
L9	GND	ground	GND	I	-	-	-	-	_	_	-
L14	GND	ground	GND	I	-	-	-	-	_	_	-
M13	GND	ground	GND	I	-	-	-	-	_	-	-
N8	GND	ground	GND	I	-	-	-	-	-	-	-
N11	GND	ground	GND	I	-	-	-	-	-	-	-
N13	GND	ground	GND	I	-	_	-	-	_	_	-
P6	GND	ground	GND	I	-	-	-	-	-	-	-
R9	GND	ground	GND	I	-	-	-	-	-	-	-
R14	GND	ground	GND	I	-	-	-	-	-	_	-

SAM9X7 Series Fine Pitch Package Devices

Package and Pinout



contir	nued										
			Primary Alt			te		PIO Peripheral			Reset State
256-pin BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
T16	GND	ground	GND	I	_	-	-	-	-	-	-
U1	GND	ground	GND	I	_	-	-	_	_	-	_
U17	GND	ground	GND	I	_	_	_	-	_	_	-
Noto:											

Note:


1. On SAM9X70 and SAM9X72: to be tied to GND.

5. Mechanical Characteristics

Figure 5-1. 256-Ball TFBGA Mechanical Characteristics

256-Ball Thin Fine-Pitch Ball Grid Array Package (6GW) - 9x9x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-622 Rev A $\,$ Sheet 1 of 2 $\,$



256-Ball Thin Fine-Pitch Ball Grid Array Package (6GW) - 9x9x1.2 mm Body [TFBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS					
Dimensior	Limits	MIN	NOM	MAX			
Number of Terminals	N		256				
Pitch	е	0.50 BSC					
Overall Height	Α	I	_	1.20			
Ball Height	A1	0.16	0.21	0.26			
Mold Thickness	М	0.53 REF					
Substrate Thickness	S	0.35 REF					
Overall Length	D		9.00 BSC				
Ball Array Length	D2	8.00 BSC					
Overall Width	Е	9.00 BSC					
Ball Array Width	E2	8.00 BSC					
Ball Diameter	b	0.27	0.32	0.37			

Notes:

Note:

- 1. Pin 1 visual index feature may vary but must be located within the hatched area.
- 2. Package is saw singulated.

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-622 Rev A Sheet 2 of 2



256-Ball Thin Fine-Pitch Ball Grid Array Package (6GW) - 9x9x1.2 mm Body [TFBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е		0.50 BSC		
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Diameter (X256)	Х			0.25	
Contact Pad to Contact Pad	G	0.25			

Notes:

Note:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2622 Rev A



Table 5-1. 256-ball TFBGA Package Characteristics

Moisture sensitivity level MSL3	
---------------------------------	--

Table 5-2. Device and 256-ball TFBGA Package Weight

182	mg	

Table 5-3. 256-ball TFBGA Package Reference

JEDEC drawing reference	N/A
J-STD-609 classification	e8


Table 5-4. 256-ball TFBGA Package Information

Ball land	0.400 mm
Nominal ball diameter	0.320 mm
Solder mask opening	0.275 mm
Solder mask definition	Solder Mask Defined (SMD)
Solder	LF35



6. Marking

Top marking follows the scheme below:



with possible values:

Line	Description	Values	
1	Company logo	Microchip logo	
2	Company name	Microchip	
3	Device name	SAM9X75	
4	Temperature code/Packaging code, Jedec symbol	v/6GW (8)	
5	Lot traceability, Arm logo	YYWWNNN ARM	



7. Ordering Information

For details on ordering codes, refer to Product Identification System.

Ordering Code	Package	Ambient Operating Temperature Range
SAM9X70(T)-V/6GW	TFBGA256	
SAM9X72(T)-V/6GW	9x9 mm, 0.5 mm pitch	-40°C to 105°C
SAM9X75(T)-V/6GW	JAS IIIII, 0.5 IIIII pitcii	



8. Revision History

8.1 Rev. A - 10/2024

Changes

Preliminary issue



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support


Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Architecture:	SAM9	= Arm926EJ-S Arm Thumb microprocessor	
Product Group:	X70	= General purpose microprocessors with variable feature set	
	X72		
	X75		
Carrier Type:	Blank	= Standard packaging (tray)	
	Т	= Tape and reel	
Ambient Temperature Range:	V	= -40°C to +105°C	
Package:	6GW	= TFBGA256	
Software Licence Level:	Blank	= Level 0	
	SLn	= Level n	

Example:

SAM9X75T-V/6GW-SL3 = Arm926EJ-S Arm Thumb microprocessor, tape and reel, -40°C to +105°C ambient temperature range, 256-ball TFBGA package, Software Licence Level 3

Notes:

- 1. The Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- 2. Small form-factor packaging options may be available. Please check www.microchip.com/packaging for small-form factor package availability, or contact your local Sales Office.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
 Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.



Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.



The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0364-1

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Геl: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Fechnical Support: www.microchip.com/support	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
Web Address:	China - Chongqing	Japan - Osaka	Finland - Espoo
www.microchip.com	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Atlanta	China - Dongguan	Japan - Tokyo	France - Paris
Duluth, GA	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Tel: 678-957-9614	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
ax: 678-957-1455	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Austin, TX	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
el: 512-257-3370	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Boston	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Vestborough, MA	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Геl: 774-760-0087	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Fax: 774-760-0088	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Chicago	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
tasca, IL	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
el: 630-285-0071 ax: 630-285-0075	China - Shanghai	Singapore	Tel: 49-89-627-144-0
ax. 630-265-0075	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Addison, TX ⁻ el: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ax: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	Israel - Hod Hasharon
Detroit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-775-5100
lovi, MI	China - Suzhou	Taiwan - Taipei	Italy - Milan
el: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
louston, TX	China - Wuhan		Fax: 39-0331-466781
el: 281-894-5983	Tel: 86-27-5980-5300	Thailand - Bangkok Tel: 66-2-694-1351	Italy - Padova
ndianapolis	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
loblesville, IN	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
el: 317-773-8323		Tel. 84-28-5448-2100	Tel: 31-416-690399
ax: 317-773-5453	China - Xiamen		Fax: 31-416-690340
el: 317-536-2380	Tel: 86-592-2388138 China - Zhuhai		Norway - Trondheim
os Angeles			Tel: 47-72884388
Mission Viejo, CA	Tel: 86-756-3210040		Poland - Warsaw
Tel: 949-462-9523 Fax: 949-462-9608			Tel: 48-22-3325737
el: 951-273-7800			Romania - Bucharest
Raleigh, NC			Tel: 40-21-407-87-50
el: 919-844-7510			Spain - Madrid
lew York, NY			Tel: 34-91-708-08-90 Fax: 34-91-708-08-91
el: 631-435-6000			Sweden - Gothenberg
an lose, CA			Tel: 46-31-704-60-40
el: 408-735-9110			
el: 408-436-4270			Sweden - Stockholm
Canada - Toronto			Tel: 46-8-5090-4654
Tel: 905-695-1980			UK - Wokingham
Fax: 905-695-2078			Tel: 44-118-921-5800