SAMA7G5 System-in-Package (SiP) MPU with 4-Gbit Embedded DDR3L SDRAM

SAMA7G5 4-Gbit DDR3L SiP



Scope

This document is an overview of the main features of the SAMA7G5 4-Gbit DDR3L SiP microprocessor. The sole reference documents for product information on the SAMA7G5 Series devices and the DDR3L SDRAM memories are listed in Reference Documents.

Introduction

The SAMA7G5 4-Gbit DDR3L SIP integrates the Arm® Cortex®-A7 processor-based SAMA7G54 MPU with a 4-Gbit DDR3L SDRAM. By combining the SAMA7G54 with a DDR3L SDRAM in a single package, PCB routing complexity, area, and the number of layers are reduced in the majority of cases. This makes board design easier and more robust by facilitating design for EMI, ESD and signal integrity.

Reference Documents

Туре	Name	Available	Ref. No.
Data sheet	SAMA7G5 Series	www.microchip.com	DS60001765
Errata sheet ⁽¹⁾	SAMA7G5 Series Silicon Errata and Data Sheet Clarification	www.microchip.com	DS80001016
Application note	SAMA7G54 Hardware Design Considerations	www.microchip.com	DS00004598
Data sheet	4-Gbit 32M x 8 BANKS x 16 BIT DDR3L SDRAM	www.winbond.com	W634GU6NB

Note:

1. The SAMA7G5 Series errata sheet applies even though it does not refer explicitly to SAMA7G5 4-Gbit devices.

Features

- Arm Cortex-A7 Core
 - Arm TrustZone®
 - Arm Neon™ multimedia architecture
 - Floating Point Unit
 - Embedded Trace module with instruction trace stream, including 16 Kbytes of Arm CoreSight™ Embedded Trace buffer
 - 32 Kbytes of L1 data cache, 32 Kbytes of L1 instruction cache
 - 256 Kbytes of L2 cache
 - Up to 1 GHz operating frequency
 - Voltage and frequency scaling support
 - 64-bit generic timers
- Internal Memory Architecture
 - 128 Kbytes of internal SRAM
 - 80 Kbytes of maskable ROM, embedding a secure bootloader (boot on QSPI NOR, SD, e.MMC)
 - 96 Kbytes ROM for NAND Flash ECC tables
 - 40 Kbytes ROM for crypto-libraries (RSA, ECC, etc.)
 - 11 Kbytes of internal OTP
 - 16-bit high-bandwidth, DDR3L SDRAM up to 533 MHz, up to 2 Gbits
- External Memory Support
 - 16-bit static memory controller, FPGA support with synchronous clock
 - 8-bit SLC and MLC NAND controller with up to 32-bit error correcting code
 - One 8-bit high-speed memory card host e.MMC 5.1 (HS400), SD3.0 SDR104 mode support
 - Two 4-bit high-speed memory card hosts e.MMC 4.51 (HS200), SD3.01 SDR104 mode support
 - One octal Serial Peripheral Interface running up to 200 MHz DDR
 - One quad Serial Peripheral Interface
- System
 - Power-on reset cells, reset controller, shutdown controller, Watchdog and secure Watchdog Timers running on internal slow RC oscillator (32 kHz typical) and real-time clock running on a slow crystal oscillator (32.768 kHz)
 - Two internal trimmed RC oscillators with typical values: 32 kHz and 12 MHz
 - Two crystal oscillators: 32.768 kHz and 20 to 50 MHz
 - Eight PLLs for core, system bus and peripherals, serial interfaces, DDR I/Os, pixel clock, audio, USB, MIPI CSI-2 and Ethernet
 - Two 32-channel DMAs with per-channel security configuration
 - One 8-channel DMA dedicated to memory-to-memory transactions
 - Eight programmable clock output signals
- Power Considerations
 - Different power domains and modes to reduce power consumption
 - Low-power consumption in Backup mode with 5 Kbytes of secure backup SRAM and DDR-SDRAM in Self-Refresh mode



- Low-power with SRAM and register retention, wake-up from various events (USB, CAN, Ethernet WOL, FLEXCOMs), internal events (RTC, timer) and I/O activity
- Embedded LDOs for MIPI CSI-2, analog and PLLs, to enable low-cost power management solutions
- Optimum connection to Microchip MCP16501/2 PMICs to enter and exit various power modes of the application

Multimedia Peripherals

- Audio
 - Two synchronous serial controllers, each with 16 channels of up to 32-bit TDM data
 - One inter-IC sound multi-channel controller with TDM256 support
 - Up to two 4-channel pulse density microphone controllers; support for eight microphones in parallel
 - One Sony/Philips digital interface transmitter and receiver
 - · Audio sample rate converter including four stereo channels
- Image
 - Image sensor controller, ITU-R BT. 601/656 supporting up to eight megapixels for still images and 60 fps in 720p mode, 8 bits, raw Bayer, YCbCr, monochrome, camera ISP
 - 2-lane MIPI CSI-2 (D-PHY) and 12-bit RGB interface support

Peripherals

- Two high-speed USB devices and three high-speed USB hosts sharing three on-chip transceivers
- One 10/100/1000 Gigabit Ethernet MAC supporting RGMII, MII and RMII (GMAC0) and one 10/100 Ethernet MAC supporting MII and RMII (GMAC1) compliant with:
 - IEEE802.3az Energy-Efficient Ethernet
 - IEEE802.1AS Timestamping for Ethernet AVB support
 - IEEE802.1Qav Credit-based traffic shaping hardware support
 - IEEE1588 Precision Time Protocol
 - IEEE1588 Timestamp Unit (TSU) with TSU timer comparison signal triggering a timer counter and available on a PIO line
- Six flexible data rate CAN-FD controllers with SRAM-based mailboxes with time- and event-triggered transmission
- Twelve FLEXCOMs (USART, SPI and TWIHS)
- Six 64-bit timers
- Two three-channel 32-bit timer counters with PWM generation
- One four-channel 16-bit PWM controller
- One 16-channel 12-bit analog-to-digital converter, up to 1 Msps

Safety

- Temperature and core voltage monitoring
- Zero-power power-on reset cells
- Main crystal monitor and clock failure detector with failsafe switchover to main RC oscillator
- 32 kHz crystal monitor and clock failure detector with failsafe switchover to internal 32 kHz RC oscillator
- Integrity check monitor based on SHA256
- Safety critical modules (WDT, RSTC, SHDWC, etc.) running on always-on slow RC oscillator
- Register write protection
- Security



- TrustZone support
- One Secure TrustZone Watchdog Timer running on RC oscillator, providing protection against TrustZone starvation
- Temperature, voltage and frequency monitoring
- Secure backup SRAM
 - 5 Kbytes scrambled with non-imprinting support powered with VBAT or VDDIN33:
 - 1 Kbyte non-erasable on tamper detection
 - 4 Kbytes erasable on tamper detection
- Four tamper pins for static or dynamic detection
 - Can be used as regular wake-up lines
- 256-bit general purpose backup register, erasable on tamper detection
- Programmable OTP with bits available for user purposes
- Configurable JTAG/SWD security (full debug, non-secure-only debug, no debug)
- 128-bit AES on-the-fly encryption/decryption on DDR memory, SMC, QSPI0 and QSPI1, including automatic key load at start-up. Separate keys for secure and non-secure accesses (TZAESB).
- True random number generator compliant with NIST Special Publication 800-22 Tests Suite and FIPS PUB 140-2 and 140-3
- Secure RTC
- Cryptography
 - SHA (SHA1, SHA224, SHA256, SHA384, SHA512) compliant with FIPS Publications 180-2
 - AES: 256-, 192-, 128-bit key algorithm, compliant with FIPS PUB 197 specifications
 - TDES: two-key or three-key algorithms, compliant with FIPS PUB 46-3 specifications
 - Public Key Coprocessor (CPKCC) and associated Classical Public Key Cryptography Library (CPKCL) for RSA, DSA, ECC GF(2ⁿ), ECC GF_(p)
- Up to 136 I/Os
 - Fully programmable through set/clear registers
 - Multiplexing of eight peripheral functions per I/O line
 - Each I/O line can be assigned to a peripheral or used as a general purpose I/O
 - PIO controller featuring a synchronous output providing up to 32 bits of data output in a single write operation
- Design for Low ElectroMagnetic Interference (EMI)
 - Slew rate controlled I/Os
 - DDR PHY with impedance-calibrated drivers
 - Spread spectrum PLLs
 - Careful BGA power/ground ball assignment to provide optimum decoupling capacitors placement
- Microchip Recommended Power Management Integrated Circuits (PMICs)
 - MCP16502, 6-channel PMIC with I²C control interface; supports dynamic voltage scaling and processor Low-Power modes (ULP2, BSR)
 - MCP16501, 4-channel PMIC optimized for compact PCB layout; supports processor Low-Power mode
- Operating Conditions
 - Junction temperature range (T_I): -40°C to +105°C
- Package
 - 427-ball TFBGA 18x21 mm, 0.8 mm pitch



1. DDR3L SDRAM Features

For SAMA7G5 4-Gbit DDR3L SiP power consumption, electrical characteristics and embedded memory timings, refer to the manufacturer's data sheet listed in Reference Documents.

- Power supply: DDR3L DDRM_VDD = 1.283V to 1.45V
- 2-Kbyte page size (x16)
- · 8-bank operation controlled by BA0, BA1 and BA2
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Precharge: auto-precharge option for each burst access
- · Refresh: auto-refresh, self-refresh, partial array self-refresh (PASR)
- · Average refresh period:
 - 7.8 μ s at -40°C ≤ T_I ≤ +85°C
 - 3.9 μ s at +85°C < T_I ≤ +95°C
 - 2.92 μs at +95°C < T_I ≤ +105°C
- High-speed data transfer realized by the 8-bit prefetch pipelined architecture
- Double Data Rate architecture: two data transfers per clock cycle
- Bidirectional differential data strobe (DQS and /DQS) transmitted/received with data for capturing data at the receiver
- · DQS edge-aligned with data for reads and center-aligned with data for writes
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DOS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- MultiPurpose Register (MPR) for predefined pattern read out
- · ZQ calibration for DQ drive and ODT
- Reset pin for power-up sequence and reset function
- Self-Refresh Temperature (SRT) range: normal/extended
- Automatic Self-Refresh (ASR)
- Programmable output driver impedance control




2. Configuration Summary

Feature	SAMA7G54D4G
Package	TFBGA427
CPU	Cortex-A7
CPU frequency	Up to 1 GHz
External memory support	NAND Flash, QSPI (NAND, NOR)
Number of PIOs	136
SDMMC	3
DDR datapath	16-bit, 533 MHz (internal)
Internal SDRAM	4-Gbit DDR3L SDRAM
GMAC	RGMII/MII/RMII +MII/RMII
CAN	6
FLEXCOM (USART/SPI/I2C)	12
ADC channels	16
USB device/host	2/2 sharing 2 USB Type-C [™] transceivers + 1 host
ISC	MIPI + Parallel RGB
I2SMCC channel	8/8
outputs/inputs	8/8
SSC	2
PDMC channels	Up to 8 microphones
SPDIF	RX + TX
Audio sample rate converter	1
QSPI	Octal + Quad
64-bit timers/32-bit timers	6/2
PWM	4 differential signals, 2 external triggers, 2 fault inputs
Cryptography	PKCC, AES, SHA, TRNG, TDES



3. Block Diagram

Figure 3-1. SAMA7G5 4-Gbit DDR3L SiP Block Diagram



4. Chip Identifier

Table 4-1. Chip ID and Extended ID Definition

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAMA7G54D4G	0x8016211x	0x00000028




5. Package and Pinout

All SAMA7G5 Series SiP devices are pin-to-pin compatible.

Package Name	Ball Count	Ball Pitch	Package Size
TFBGA427	427	0.8 mm	21 x 18 (mm)

5.1 TFBGA427 Package

Figure 5-1. 427-Ball TFBGA Pinout



5.2 Ball Description

The device features several PIO controllers that multiplex the I/O lines of the peripheral set. The following Ball Description table defines how the I/O lines are multiplexed on the different PIO controllers. The "Reset State" column shows whether the PIO line resets in I/O mode or in Peripheral mode. If I/O is shown, the PIO line resets with the characteristics (input, output, pull-up or pull-down) indicated in this same column, so that the device is configured in a known state as soon as the reset is released. As a result, PIO_CFGR.FUNC resets to '0'. If a signal name is shown in the "Reset State" column, the PIO line is assigned to this function and PIO_CFGR.FUNC is not set to '0'. That is the case for pins controlling memories, particularly address lines, which require the pin to be driven as soon as the reset is released.



Table 5-1. Ball Description⁽¹⁾

TFBGA427			Primar	y	Altern	ate		PIO Peripheral			Reset State																																			
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾																																			
							Α	SDMMC0_CK	I/O	1																																				
N23	VDDSDMMC0	HSIO	PA0	I/O			В	FLEXCOM0_IO0	I/O	1	DIO I DII CT																																			
N23	VDDSDIVINICO	пэю	PAU	1/0	_	-	С	CANTX3	0	1	PIO, I, PU, ST																																			
							E	PWML0	0	3																																				
							Α	SDMMC0_CMD	I/O	1																																				
							В	FLEXCOM0_IO1	I/O	1																																				
P25	VDDSDMMC0	HSIO	PA1	I/O	_	-	С	CANRX3	I	1	PIO, I, PU, ST																																			
							D	D14	I/O	1,2																																				
							E	PWMH0	0	3																																				
							Α	SDMMC0_RSTN	0	1																																				
							В	FLEXCOM0_IO2	I/O	1																																				
R22	VDDSDMMC0	GPIO	PA2	I/O	_	-	-	-	_	С	PDMC1_CLK	0	1	PIO, I, PU, ST																																
NZZ	VDD3DIVIIVICO	GFIO	FAZ	1/0					-	_	_	-	_	_	-	-	-	_	_	_	_	_	_	_	D	D15	1/0	1,2	F10, 1, F0, 31																	
																											E	PWMH1	0	3																
							F	FLEXCOM1_IO0	I/O	3																																				
								Α	SDMMC0_DAT0	I/O	1																																			
																							В	FLEXCOM0_IO3	I/O	1																				
R24	VDDSDMMC0	HSIO	PA3	I/O			С	PDMC1_DS0	I	1	PIO, I, PU, ST																																			
KZ4	VDD3DIVIIVICO	пзіО	PAS	1/0	_		D	NWR1/NBS1	0	1,2	P10, 1, P0, 31																																			
								E	PWML3	0	3																																			
							F	FLEXCOM1_IO1	I/O	3																																				
							Α	SDMMC0_DAT1	I/O	1																																				
							В	FLEXCOM0_IO4	I/O	1																																				
N20	VDDSDMMC0	HSIO	PA4	I/O		_	С	PDMC1_DS1	I	1	PIO, I, PU, ST																																			
INZU	VDD3DIVIIVICO	пзіО	r _{A4}	1/0	_	_	D	NCS2	0	1,2	PIO, I, PO, 31																																			
							E	PWMH3	0	3																																				
							F	FLEXCOM2_IO0	I/O	3																																				
							Α	SDMMC0_DAT2	I/O	1																																				
				I/O	-	-	-	-	-	-	-	-	-	-	-	-	-)	В	FLEXCOM1_IO0	I/O	1																								
N24	VDDSDMMC0	HSIO	PA5																-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			С	CANTX2	0	1
11/24	אוואוטנטטע	11310	FM3	1/0																																						_	-	-	_	D
								Е	PWMEXTRG0	I	3																																			
							F	FLEXCOM2_IO1	I/O	3																																				

contii	nued																																		
TFBGA427			Primar	y	Altern	ate		PIO Peripheral			Reset State																								
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾																								
							Α	SDMMC0_DAT3	I/O	1																									
							В	FLEXCOM1_IO1	I/O	1																									
N22	VDDCDMMCO	HSIO	PA6	I/O	_		С	CANRX2	I	1	DIO I DII CT																								
NZZ	VDDSDMMC0	HSIO	PAb	1/0	_	-	D	A24	0	1,2	PIO, I, PU, ST																								
							E	PWMEXTRG1	I	3																									
							F	FLEXCOM3_IO0	I/O	3																									
							Α	SDMMC0_DAT4	I/O	1																									
							В	FLEXCOM2_IO0	I/O	1																									
N21	VDDSDMMC0	HSIO	PA7	I/O		_	С	CANTX1	0	1	PIO, I, PU, ST																								
INZ I	VDD3DIVIIVICU	пзіО	PA/	1/0	_	_	D	NWAIT	I	1,2	PIO, I, PO, 31																								
											E	PWMFI0	I	3																					
							F	FLEXCOM3_IO1	I/O	3																									
							Α	SDMMC0_DAT5	I/O	1																									
							В	FLEXCOM2_IO1	I/O	1																									
M25	VDDSDMMC0	HSIO	PA8	I/O	-	_			_	С	CANRX1	I	1	PIO, I, PU, ST																					
IVIZO	VDD3DIVIIVICU	пзіО	PAO	1/0		_	D	NCS0	0	1,2	PIO, I, PO, 31																								
									E	PWMFI1	I	3																							
							F	FLEXCOM4_IO0	I/O	3																									
							Α	SDMMC0_DAT6	I/O	1																									
							В	FLEXCOM2_IO2	I/O	1																									
L25	VDDSDMMC0	HSIO	PA9	I/O	_	_	С	CANTX0	0	1	PIO, I, PU, ST																								
LZJ	VDD3DIVIIVICO	11310	1 // 3	1/0	_	_	D	SMCK	0	1,2	110,1,10,31																								
							E	SPDIF_RX	I	1																									
							F	FLEXCOM4_IO1	I/O	3																									
							Α	SDMMC0_DAT7	I/O	1																									
							В	FLEXCOM2_IO3	I/O	1																									
M19	VDDSDMMC0	HSIO	PA10	I/O	_	_	С	CANRX0	I	1	PIO, I, PU, ST																								
IVITS	VDD3DIVIIVICO	11310	1710	1/0			D	NCS1	0	1,2	110,1,10,31																								
							E	SPDIF_TX	0	1																									
							F	FLEXCOM5_IO0	I/O	3																									
							Α	SDMMC0_DS	I	1																									
					_	_		В	FLEXCOM2_IO4	I/O	1																								
N25	VDDSDMMC0	HSIO	PA11	I/O				-	_	_	-	_	_		_	_	_	_	_	_	-	_	_	_	_	_	_	-	-	_	_	-	D	A0/NBS0	0
							E	TIOA0	I/O	1																									
							F	FLEXCOM5_IO1	I/O	3																									

contir	luea						_																												
TFBGA427			Prima	ry	Altern	ate		PIO Peripheral			Reset State																								
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾																								
							Α	SDMMC0_WP	I	1																									
							В	FLEXCOM1_IO3	I/O	1																									
P16	VDDIOP0	GPIO	PA12	I/O	_	_	D	FLEXCOM3_IO5	I/O	1	PIO, I, PU, ST																								
							Е	PWML2	0	3																									
							F	FLEXCOM6_IO0	I/O	3																									
							Α	SDMMC0_1V8SEL	0	1																									
													В	FLEXCOM1_IO2	I/O	1																			
AA10	VDDIOP0	GPIO	PA13	I/O	-	_	_	D	FLEXCOM3_IO6	I/O	1	PIO, I, PU, ST																							
							Е	PWMH2	0	3																									
							F	FLEXCOM6_IO1	I/O	3																									
							Α	SDMMC0_CD	ı	1																									
	\/DD10D0	CDIO	5444	1/0	1/0	1/0	1.00	1.0	1/0	1/0	1/0			В	FLEXCOM1_IO4	I/O	1	DIO I DII CT																	
AA11	VDDIOP0	GPIO	PA14	I/O					D	A25	0	1,2	PIO, I, PU, ST																						
							Е	PWML1	0	3																									
							Α	G0_TXEN	0	1																									
				I/O	I/O			В	FLEXCOM3_IO0	I/O	1																								
V15	VDDIOP0	GPIO	PA15			I/O	_	_	С	ISC_MCK	0	1	PIO, I, PU, ST																						
								D	A1	0	1,2																								
							Е	TIOB0	I/O	1																									
							Α	G0_TX0	0	1																									
							В	FLEXCOM3_IO1	I/O	1																									
Y15	VDDIOP0	GPIO	PA16	I/O	_	_	С	ISC_D0	I	1	PIO, I, PU, ST																								
							D	A2	0	1,2																									
							Е	TCLK0	ı	1																									
							Α	G0_TX1	0	1																									
							В	FLEXCOM3_IO2	I/O	1																									
W13	VDDIOP0	GPIO	PA17	I/O	_	_	С	ISC_D1	ı	1	PIO, I, PU, ST																								
							D	A3	0	1,2																									
							Е	TIOA1	I/O	1																									
							Α	G0_RXDV	ı	1																									
					-	-	-	-	-	-	-	-	-	-	-	-	-	_	_		В	FLEXCOM3_IO3	I/O	1											
Y13	VDDIOP0	GPIO	PA18	1/0																_	_	_	_	_	_	_	_	_	_	_	_		С	ISC_D2	ı
																			D	A4	0	1,2													
							Е	TIOB1	I/O	1																									

	contir	nued
<u> </u>	TFBGA427	
U Q	Pins	Power Rail
ő		
Міскоснір	U17	VDDIOP0
©	AA12	VDDIOP0

TFBGA427			Prima	ry	Alterr	ate		PIO Periphera			Reset State												
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU PD, HiZ, ST ⁽³⁾												
							Α	G0_RX0	I	1													
							В	FLEXCOM3_IO4	I/O	1													
U17	VDDIOP0	GPIO	PA19	I/O	_	_	С	ISC_D3	I	1	PIO, I, PU, ST												
							D	A5	0	1,2													
							Е	TCLK1	I	1													
							Α	G0_RX1	I	1													
							В	FLEXCOM4_IO0	I/O	1													
AA12	VDDIOP0	GPIO	PA20	I/O	_	_	С	ISC_D4	I	1	PIO, I, PU, ST												
							D	A6	0	1,2													
							E	TIOA2	I/O	1													
							Α	G0_RXER	I	1													
							В	FLEXCOM4_IO1	I/O	1													
U15	VDDIOP0	GPIO	PA21	I/O	-	_	-	_	-	-	_	_	С	ISC_D5	I	1	PIO, I, PU, ST						
												D	A7	0	1,2								
							E	TIOB2	I/O	1													
							Α	G0_MDC	0	1													
							В	FLEXCOM4_IO2	1/0	1													
AA13	VDDIOP0	GPIO	PA22	I/O	_	-	-	-	-	=	_	_	_	-	_	_	_	_	С	ISC_D6	I	1	PIO, I, PU, ST
												D	A8	0	1,2								
									Е	TCLK2	I	1											
							Α	G0_MDIO	I/O	1													
							В	FLEXCOM4_IO3	I/O	1													
W15	VDDIOP0	GPIO	PA23	I/O	_	-	C	ISC_D7	I	1	PIO, I, PU, ST												
							D	A9	0	1,2													
							Α	G0_TXCK	I/O	1													
							В	FLEXCOM4_IO4	1/0	1													
Y17	VDDIOP0	GPIO	PA24	I/O	_	_	С	ISC_HSYNC	1	1	PIO, I, PU, ST												
							D	A10	0	1,2	, . , , ,												
							E	FLEXCOM0_IO5	1/0	1													
							A	G0_125CK	I/O	1													
							В	FLEXCOM5_IO4	1/0	1													
					O -			С	ISC_VSYNC	I	1												
V17	VDDIOP0	GPIO	PA25	I/O			-	-	_	D	A11	0	1,2 PIO, I,	PIO, I, PU, ST									
																							E
							F	FLEXCOM7_IO0	1/0	3													

contir	nued																					
TFBGA427			Prima	ry	Altern	ate		PIO Peripheral			Reset State											
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾											
							А	G0_TX2	0	1												
							В	FLEXCOM5_IO2	I/O	1												
AA14	VDDIOP0	GPIO	PA26	I/O	_	_	С	ISC_FIELD	I	1	PIO, I, PU, ST											
AA 14	VDDIOPU	GPIO	PAZO	1/0	_	_	D	A12	0	1,2	PIO, I, PO, 31											
								E	TF0	1/0	1											
							F	FLEXCOM7_IO1	I/O	3												
							Α	G0_TX3	0	1												
																В	FLEXCOM5_IO3	I/O	1			
AA15	VDDIOP0	GPIO	PA27	1/0		_	С	ISC_PCK	I	1	PIO, I, PU, ST											
AATS	VDDIOPU	GPIO	PAZ/	1/0	_	_	D	A13	0	1,2	PIO, I, PO, 31											
								Е	TK0	I/O	1											
							F	FLEXCOM8_IO0	I/O	3												
							Α	G0_RX2	I	1												
				1/0			В	FLEXCOM5_IO0	I/O	1												
T17	VDD1000	CDIO	DAGO		_			С	ISC_D8	ı	1											
117	VDDIOP0	GPIO	PA28	I/O		_	D	A14	0	1,2	PIO, I, PU, ST											
								Е	RD0	ı	1											
																			F	FLEXCOM8_IO1	I/O	3
																	Α	G0_RX3	I	1		
									В	FLEXCOM5_IO1	I/O	1										
A A 1 C	VDDIODO	GPIO	PA29	I/O		- -	С	ISC_D9	I	1	DIO I DII CT											
AA16	VDDIOP0	GPIO	PA29	1/0	-		D	A15	0	1,2	PIO, I, PU, ST											
							Е	RF0	I/O	1												
							F	FLEXCOM9_IO0	I/O	3												
							Α	G0_RXCK	ı	1												
							В	FLEXCOM6_IO4	I/O	1												
\/4.4	VDD1000	CDIO	D.4.2.0	1/0			С	ISC_D10	ı	1	DIO I DII CT											
Y14	VDDIOP0	GPIO	PA30	I/O	-	_	D	A16	0	1,2	PIO, I, PU, ST											
							Е	RK0	I/O	1												
							F	FLEXCOM9_IO1	I/O	3												
							Α	G0_TXER	0	1												
				I/O			В	FLEXCOM6_IO2	1/0	1												
A A 1 7	VDDIODC	CDIO	DA24		-	-	-	-		С	ISC_D11	I	1	DIO I DII ST								
AA17	VDDIOP0	GPIO	PA31						-	-	-	-	-	-	-	-		- -	D	A17	0	1,2
																		Е	TD0	0	1	
							F	FLEXCOM10_IO0	I/O	3												

TFBGA427			Prima	ry	Altern	ate		PIO Peripheral			Reset State								
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾								
							Α	G0_COL	I	1									
							В	FLEXCOM6_IO3	1/0	1									
T18	VDDIOP0	GPIO	PB0	I/O	_	_	С	EXT_IRQ0	I	1	PIO, I, PU, ST								
110	VDDIOFU	GFIO	FBU	1/0	_	_	D	A18	0	1,2	FIO, 1, FO, 31								
							E	SPDIF_RX	I	2									
							F	FLEXCOM10_IO1	1/0	3									
							Α	G0_CRS	I	1									
							В	FLEXCOM6_IO1	1/0	1									
AA18	VDDIOP0	GPIO	PB1	I/O		_	С	EXT_IRQ1	I	1	PIO, I, PU, ST								
AATO	VDDIOFU	GFIO	FDI	1/0	_	_	D	A19	0	1,2	FIO, I, FO, 31								
							E	SPDIF_TX	0	2									
							F	FLEXCOM11_IO0	I/O	3									
							Α	G0_TSUCOMP	0	1									
							В	FLEXCOM6_IO0	I/O	1									
Y19	VDDIOP0	GPIO	PB2	I/O	-	_	С		I	1	PIO, I, PU, ST								
									D	A20	0	1,2							
								F	FLEXCOM11_IO1	I/O	3								
							Α	RF1	I/O	1									
AA19	VDDIODO	CDIO	PB3	1/0			В	FLEXCOM11_IO0	I/O	1	DIO I DII CT								
AAT9	VDDIOP0	GPIO	PB3	1/0	_	-	С	PCK2	0	2	PIO, I, PU, ST								
							D	D8	I/O	1,2									
							Α	TF1	I/O	1									
U19	VDDIODO	GPIO	PB4	I/O			В	FLEXCOM11_IO1	I/O	1	DIO I DII CT								
019	VDDIOP0	GPIO	PD4	1/0	_	_	С	PCK3	0	2	PIO, I, PU, ST								
							D	D9	I/O	1,2									
							Α	TK1	I/O	1									
W19	VDDIODO	GPIO	PB5	I/O			В	FLEXCOM11_IO2	I/O	1,2,3,4,5	DIO I DII CT								
W19	VDDIOP0	GPIO	PBD	1/0	_	-	С	PCK4	0	2	PIO, I, PU, ST								
							D	D10	I/O	1,2									
							Α	RK1	I/O	1									
14/20	VDDIODO	CDIO	DDC	1/0			В	FLEXCOM11_IO3	I/O	1,2,3,4,5									
W20	VDDIOP0	GPIO	PB6	I/O	_	_	С	PCK5	0	2	PIO, I, PU, ST								
							D	D11	I/O	1,2									
							Α	TD1	0	1									
1447	\/DDIOR\$	CDIO	DD7	1/0			В	FLEXCOM11_IO4	I/O	1,2,3,4,5	DIO I DII CT								
W17	VDDIOP0	GPIO	PB7	I/O	-	-	-	-	-	-	_	-	-	-	С	FLEXCOM3_IO5	I/O	2,3,4,5	
							D	D12	I/O	1,2									

contir	nued																														
TFBGA427			Prima	ry	Altern	ate		PIO Peripheral			Reset State																				
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾																				
							Α	RD1	I	1																					
1404	\/DD10D0	6016		.,,			В	FLEXCOM8_IO0	I/O	1	DIG 1 DI 1 6T																				
W21	VDDIOP0	GPIO	PB8	I/O	_	-	С	FLEXCOM3_IO6	I/O	2,3,4,5	PIO, I, PU, ST																				
							D	D13	I/O	1,2																					
							Α	QSPI0_IO3	1/0	1																					
							В	FLEXCOM8_IO1	1/0	1																					
Y25	VDDQSPI0	HSIO	PB9	I/O	_	_	С	PDMC0_CLK	0	1	PIO, I, PU, ST																				
	-						D	NCS3/NANDCS	0	1																					
									Е	PWML0	0	2																			
							Α	QSPI0_IO2	I/O	1																					
							В	FLEXCOM8_IO2	1/0	1																					
R20	VDDQSPI0	HSIO	PB10	I/O	_	_	С	PDMC0_DS0	I	1	PIO, I, PU, ST																				
																	D	NWE/NWR0/NANDWE	0	1											
							Е	PWMH0	0	2																					
							Α	QSPI0_IO1	I/O	1																					
							В	FLEXCOM8_IO3	I/O	1																					
U25	VDDQSPI0	HSIO	PB11	I/O	_	_	С	PDMC0_DS1	I	1	PIO, I, PU, ST																				
							D	NRD/NANDOE	0	1																					
							Е	PWML1	0	2																					
							Α	QSPI0_IO0	I/O	1																					
							В	FLEXCOM8_IO4	I/O	1																					
V25	VDDQSPI0	HSIO	PB12	I/O	-	_	С	FLEXCOM6_IO5	I/O	1	PIO, I, PU, ST																				
							D	A21/NANDALE	0	1																					
							Е	PWMH1	0	2																					
							Α	QSPI0_CS	0	1																					
							В	FLEXCOM9_IO0	I/O	1																					
U22	VDDQSPI0	GPIO	PB13	I/O	-	_	С	FLEXCOM6_IO6	I/O	1	PIO, I, PU, ST																				
							D	A22/NANDCLE	0	1																					
							E	PWML2	0	2																					
							Α	QSPI0_SCK	I/O	1																					
W25	VDDQSPI0	HSIO	PB14	I/O			В	FLEXCOM9_IO1	I/O	1																					
VVZO	VDDQ3FIU	ПЗІО	PD14	1/0	-	_	D	D0	I/O	1	PIO, I, PU, ST																				
							E	PWMH2	0	2																					
							Α	QSPI0_SCKN	I/O	1																					
W24	VDDQSPI0	HSIO	PB15	I/O	-		В	FLEXCOM9_IO2	I/O	1 PIO I P																					
VV 24	VDDQ3FIU	ПЗІО	PDIO	1/0		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	_	D	D1	I/O	1
							Е	PWML3	0	2																					

K25

VDDQSPI1

GPIO

PB23

I/O

conti	nued										
TFBGA427			Prima	ry	Alterr	nate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU PD, HiZ, ST ⁽³⁾
							Α	QSPI0_IO4	I/O	1	
							В	FLEXCOM9_IO3	I/O	1	
	\/DD06D10	11610	DD46	1/0			С	PCK0	0	1	DIO I DII CT
U23	VDDQSPI0	HSIO	PB16	I/O	_	-	D	D2	I/O	1	PIO, I, PU, ST
							Е	PWMH3	0	2	
							F	EXT_IRQ0	I	2	
							Α	QSPI0_IO5	I/O	1	
							В	FLEXCOM9_IO4	I/O	1	
							С	PCK1	0	1	
T25	VDDQSPI0	HSIO	PB17	I/O	-	_	D	D3	I/O	1	PIO, I, PU, ST
							Е	PWMEXTRG0	I	2	
							F	EXT_IRQ1	I	2	
							Α	QSPI0_IO6	I/O	1	
							В	FLEXCOM10_IO0	I/O	1	
R23	VDDQSPI0	HSIO	PB18	I/O	_	_	С	PCK2	0	1	PIO, I, PU, ST
	,						D	D4	I/O	1	
							Е	PWMEXTRG1	l	2	
							Α	QSPI0_IO7	I/O	1	
							В	FLEXCOM10_IO1	I/O	1	
R21	VDDQSPI0	HSIO	PB19	1/0	_	_	С	PCK3	0	1	PIO, I, PU, ST
	,						D	D5	I/O	1	
							Е	PWMFI0	I	2	
							Α	QSPI0_DQS	I	1	
	1/0000010		5500				В	FLEXCOM10_IO2	I/O	1,2,3,4,5	DIG DI CT
U24	VDDQSPI0	HSIO	PB20	I/O	_	-	D	 D6	I/O	1	PIO, I, PU, ST
							Е	PWMFI1	I	2	
							Α	QSPI0 INT	I	1	
505	1/0000010	2010	5504				В	FLEXCOM10_IO3	I/O	1,2,3,4,5	DIO 1 DI 1 07
R25	VDDQSPI0	GPIO	PB21	I/O	_	_	С	FLEXCOM9_IO5	1/0	1	PIO, I, PU, ST
							D		I/O	1	
							Α	QSPI1_IO3	I/O	1	
	\(\(\mathbb{C}\) \(\mathbb{C}\) \(\m	2010	5500				В	FLEXCOM10_IO4	1/0	1,2,3,4,5	DIO 1 DI
L20	VDDQSPI1	GPIO	PB22	I/O	_	_	С	FLEXCOM9 IO6	I/O	1	PIO, I, PU, ST

NANDRDY

QSPI1_IO2

FLEXCOM7_IO0

I2SMCC0_CK

PCK4

I

I/O

I/O

I/O

0

1

1

1

1

1

PIO, I, PU, ST

D

Α

В

C

F

TFBGA427			Primar	у	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							А	QSPI1_IO1	I/O	1	
	\/DD-04D14	6016	5504	1.40			В	FLEXCOM7_IO1	I/O	1	DIG 1 DI 1 0T
L23	VDDQSPI1	GPIO	PB24	I/O	-	_	С	I2SMCC0_WS	I/O	1	PIO, I, PU, ST
							F	PCK5	0	1	
							Α	QSPI1_IO0	I/O	1	
1.22	VDDOCDIA	CDIO	DDGE	1/0			В	FLEXCOM7_IO2	I/O	1	DIO I DII CT
L22	VDDQSPI1	GPIO	PB25	I/O	-	_	С	I2SMCC0_DOUT1	0	1	PIO, I, PU, ST
							F	PCK6	0	1	
							Α	QSPI1_CS	0	1	
							В	FLEXCOM7_IO3	I/O	1	
L24	VDDQSPI1	GPIO	PB26	I/O	_	_	С	I2SMCC0_DOUT0	0	1	PIO, I, PU, ST
							E	PWMEXTRG0	I	1	
							F	PCK7	0	1	
							Α	QSPI1_SCK	I/O	1	
L21	VDDOCDIA	CDIO	PB27	1/0			В	FLEXCOM7_IO4	I/O	1	DIO I DII CT
LZ I	VDDQSPI1	GPIO	PB27	1/0	_	_	С	I2SMCC0_MCK	0	1	PIO, I, PU, ST
							E	PWMEXTRG1	I	1	
							Α	SDMMC1_RSTN	0	1	
C17	VDDCDMAC1	CDIO	DDOO	1/0			В	ADTRG	I	2	DIO I DII CT
C17	VDDSDMMC1	GPIO	PB28	1/0	_	_	E	PWMFI0	I	1	PIO, I, PU, ST
							F	FLEXCOM7_IO0	I/O	4	
							Α	SDMMC1_CMD	I/O	1	
							В	FLEXCOM3_IO2	I/O	2,3,4,5	
A19	VDDSDMMC1	HSIO	PB29	1/0			С	FLEXCOM0_IO5	I/O	2	PIO, I, PU, ST
AIS	ADD2DIAIIAIC I	ПЗІО	PD29	1/0	_	_	D	TIOA3	I/O	1	P10, 1, P0, 31
							E	PWMFI1	I	1	
							F	FLEXCOM7_IO1	I/O	4	
							Α	SDMMC1_CK	I/O	1	
							В	FLEXCOM3_IO3	I/O	2,3,4,5	
A16	VDDSDMMC1	HSIO	PB30	1/0		_	С	FLEXCOM0_IO6	I/O	2	PIO, I, PU, ST
AIO	ADDININICI	пзіО	rbou	1/0	_	_	D	TIOB3	I/O	1	F10, 1, F0, 31
							E	PWMH0	0	1	
							F	FLEXCOM8_IO0	I/O	4	

contii	nued										
TFBGA427			Primar	y	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							Α	SDMMC1_DAT0	I/O	1	
							В	FLEXCOM3_IO4	I/O	2,3,4,5	
D10	VDDCDMMC1	LICIO	PB31	I/O			С	FLEXCOM9_IO5	I/O	2,3,4,5	DIO I DII CT
B19	VDDSDMMC1	HSIO	PB31	1/0	_	-	D	TCLK3	I	1	PIO, I, PU, ST
							Е	PWML0	0	1	
							F	FLEXCOM8_IO1	I/O	4	
							Α	SDMMC1_DAT1	I/O	1	
							В	FLEXCOM3_IO0	I/O	2	
A18	VDDSDMMC1	HSIO	PC0	I/O	-	-	D	TIOA4	I/O	1	PIO, I, PU, ST
							Е	PWML1	0	1	
							F	FLEXCOM9_IO0	I/O	4	
							Α	SDMMC1_DAT2	I/O	1	
							В	FLEXCOM3_IO1	I/O	2	
A17	VDDSDMMC1	HSIO	PC1	I/O	-	-	D	TIOB4	I/O	1	PIO, I, PU, ST
							E	PWMH1	0	1	
							F	FLEXCOM9_IO1	I/O	4	
							Α	SDMMC1_DAT3	I/O	1	
	VDDSDMMC1	HSIO					В	FLEXCOM4_IO0	I/O	2	
B17			PC2	I/O	_	-	D	TCLK4	I	1	PIO, I, PU, ST
							E	PWML2	0	1	
							F	FLEXCOM10_IO0	I/O	4	
							Α	SDMMC1_WP	I	1	
							В	FLEXCOM4_IO1	I/O	2	
D2	VDDIN33	GPIO	PC3	I/O	_	-	D	TIOA5	I/O	1	PIO, I, PU, ST
							Е	PWMH2	0	1	
							F	FLEXCOM10_IO1	I/O	4	
							Α	SDMMC1_CD	I	1	
							В	FLEXCOM4_IO2	I/O	2,3,4,5	
H13	VDDINGS	CDIO	DC4	I/O			С	FLEXCOM9_IO6	I/O	2,3,4,5	DIO I DII CT
H13	VDDIN33	GPIO	PC4	1/0	-	-	D	TIOB5	I/O	1	PIO, I, PU, ST
							Е	PWML3	0	1	
							F	FLEXCOM11_IO0	I/O	4	
							Α	SDMMC1_1V8SEL	0	1	
							В	FLEXCOM4_IO3	I/O	2,3,4,5	
<i>C</i> 7	VDDINGS	CDIO	DCE	1/0			С	FLEXCOM6_IO5	I/O	2,3,4,5	DIO I DII CT
C7	VDDIN33	GPIU	GPIO PC5 I/O	1/0	_	-	D	TCLK5	I	1	PIO, I, PU, ST
							E	PWMH3	0	1	
							F	FLEXCOM11_IO1	I/O	4	

contir	nued										
TFBGA427			Prima	ry	Alterna	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							Α	-	-	-	
H11	VDDIN33	GPIO	PC6	I/O	ACC_INP0	-	В	FLEXCOM4_IO4	I/O	2,3,4,5	PIO, I, PU, ST
							С	FLEXCOM6_IO6	I/O	2,3,4,5	
J13	VDDIN33	GPIO	PC7	1/0	ACC_INN1	_	Α	I2SMCC0_DIN0	I	1	PIO, I, PU, ST
)15	VDDINSS	GPIO	PC/	1/0	ACC_IMM I	_	В	FLEXCOM7_IO0	1/0	2	PIO, I, PO, 31
D1	VDDIN33	GPIO	PC8	1/0	ACC_INP1	_	Α	I2SMCC0_DIN1	I	1	PIO, I, PU, ST
DI	VDDINSS	GFIO	FCO	1/0	ACC_INFT	_	В	FLEXCOM7_IO1	1/0	2	FIO, I, FO, 31
							Α	I2SMCC0_DOUT3	0	1	
C5	VDDIN33	GPIO	PC9	I/O	ACC_INN2	-	В	FLEXCOM7_IO2	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM1_IO0	1/0	4	
							Α	I2SMCC0_DOUT2	0	1	
J14	VDDIN33	GPIO	PC10	I/O	ACC_INP2	-	В	FLEXCOM7_IO3	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM1_IO1	I/O	4	
							Α	I2SMCC1_CK	I/O	1	
F11	VDDIN33	GPIO	PC11	I/O	ACC_INN3	-	В	FLEXCOM7_IO4	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM2_IO0	1/0	4	
							Α	I2SMCC1_WS	I/O	1	
B4	VDDIN33	GPIO	PC12	I/O	ACC_INP3	-	В	FLEXCOM8_IO2	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM2_IO1	I/O	4	
							Α	I2SMCC1_MCK	0	1	
D13	VDDIN33	GPIO	PC13	I/O	AD0	-	В	FLEXCOM8_IO1	I/O	2	PIO, I, PU, ST
							F	FLEXCOM3_IO0	I/O	4	
							Α	I2SMCC1_DOUT0	0	1	
E15	VDDIN33	GPIO	PC14	I/O	AD1	-	В	FLEXCOM8_IO0	I/O	2	PIO, I, PU, ST
							F	FLEXCOM3_IO1	I/O	4	
							Α	I2SMCC1_DOUT1	0	1	
G15	VDDIN33	GPIO	PC15	I/O	AD2	-	В	FLEXCOM8_IO3	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM4_IO0	I/O	4	
							Α	I2SMCC1_DOUT2	0	1	
A9	VDDIN33	GPIO	PC16	I/O	AD3	-	В	FLEXCOM8_IO4	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM4_IO1	I/O	4	
							Α	I2SMCC1_DOUT3	0	1	
F15	VDDIN33	GPIO	PC17	I/O	AD4	-	В	EXT_IRQ0	I	3	PIO, I, PU, ST
							F	FLEXCOM5_IO0	1/0	4	
							Α	I2SMCC1_DIN0	I	1	
A8	VDDIN33	GPIO	PC18	I/O	AD5	-	В	FLEXCOM9_IO0	1/0		PIO, I, PU, ST
							F	FLEXCOM5_IO1	I/O	4	

contii	nued										
TFBGA427			Primar	y	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							Α	I2SMCC1_DIN1	I	1	
E13	VDDIN33	GPIO	PC19	1/0	AD6	-	В	FLEXCOM9_IO1	I/O	2	PIO, I, PU, ST
							F	FLEXCOM6_IO0	I/O	4	
							Α	I2SMCC1_DIN2	I	1	
A7	VDDIN33	GPIO	PC20	I/O	AD7	-	В	FLEXCOM9_IO4	I/O	2,3,4,5	PIO, I, PU, ST
							F	FLEXCOM6_IO1	I/O	4	
							Α	I2SMCC1_DIN3	I	1	
C9	VDDIN33	GPIO	PC21	1/0	AD8	_	В	FLEXCOM9_IO2	I/O	2,3,4,5	PIO, I, PU, ST
C9	VDDIN33	GFIO	FCZT	1/0	ADO	_	D	D3	I/O	2	F10, 1, F0, 31
							F	FLEXCOM6_IO0	I/O	5	
							Α	I2SMCC0_DIN2	I	1	
A6	VDDIN33	GPIO	PC22	I/O	AD9	_	В	FLEXCOM9_IO3	I/O	2,3,4,5	PIO, I, PU, ST
AO	עטטאט	GPIO	PCZZ	1/0	AD9	_	D	D4	I/O	2	P10, 1, P0, 31
							F	FLEXCOM6_IO1	1/0	5	
							Α	I2SMCC0_DIN3	I	1	
A5	VDDIN33	GPIO	PC23	1/0	AD10		В	FLEXCOM0_IO5	I/O	3	PIO, I, PU, ST
AS	עטטוא	GPIO	PC23	1/0	ADTO	_	D	D5	I/O	2	P10, 1, P0, 31
							F	FLEXCOM7_IO0	I/O	5	
							Α	-	_	_	
							В	FLEXCOM0_IO6	I/O	3	-
C11	VDDIN33	GPIO	PC24	I/O	AD11	-	С	EXT_IRQ1	I	3	PIO, I, PU, ST
							D	D6	I/O	2	
							F	FLEXCOM7_IO1	I/O	5	-
D7	VDDIN33	GPIO	PC25	I/O	-	-	Α	NTRST	I	1	NTRST, PU, ST
E11	VDDIN33	GPIO	PC26	I/O	_	_	Α	TCK_SWCLK	I	1	TCK_SWCLK, ST
B5	VDDIN33	GPIO	PC27	I/O	_	-	А	TMS_SWDIO	I/O	1	TMS_SWDIO, PU, ST
H15	VDDIN33	GPIO	PC28	I/O	-	-	Α	TDI	I	1	TDI, PU, ST
В7	VDDIN33	GPIO	PC29	I/O	_	-	Α	TDO	0	1	TDO, ST
A3	VDDIN33	GPIO	PC30	1/0	AD12		Α	-	-	-	DIO I DD CT
A3	עטטוא	GPIO	PC30	1/0	AD12	_	В	FLEXCOM10_IO0	I/O	2	PIO, I, PD, ST
D11	VDDIN33	GPIO	PC31	1/0	AD13		Α				PIO, I, PD, ST
ווט	עטטא	GPIO	PC31	1/0	AD13	_	В	FLEXCOM10_IO1	I/O	2	PIO, I, PD, 31
B1	VDDIN33	GPIO	PD0	1/0	AD14	_	Α	-	-	-	PIO, I, PD, ST
DI	עטטוועט3	GFIO	FDU	1/0	AD14	_	В	FLEXCOM11_IO0	I/O	2	FIU, I, FU, 31
F13	VDDIN33	GPIO	PD1	1/0	AD15		Α	-	-	-	PIO, I, PD, ST
F13	VDDIN33	GFIO	ΓDΙ	1/0	ADIS	_	В	FLEXCOM11_IO1	I/O	2	110,1,10,31

conti			Primar		Altern	ato		PIO Peripheral			Reset State
TFBGA427			Primar	у	Altern	ate		PIO Peripherai			
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							А	SDMMC2_RSTN	0	1	
							В	PCK0	0	2	
E19	VDDSDMMC2	GPIO	PD2	I/O		_	С	CANTX4	0	1	PIO, I, PU, ST
E19	VDD3DIVIIVIC2	GPIO	PDZ	1/0	_	_	D	D7	I/O	2	PIO, I, PO, 31
							Е	TIOA0	I/O	2	
							F	FLEXCOM8_IO0	I/O	5	
							Α	SDMMC2_CMD	I/O	1	
							В	FLEXCOM0_IO0	I/O	2	
420	VDDCDMMC3	LICIO	PD3	I/O			С	CANRX4	I	1	DIO I DII CT
A20	VDDSDMMC2	HSIO	PD3	1/0	_	_	D	NANDRDY	I	2	PIO, I, PU, ST
							Е	TIOB0	I/O	2	
							F	FLEXCOM8_IO1	I/O	5	
							Α	SDMMC2_CK	I/O	1	
							В	FLEXCOM0_IO1	I/O	2	
D10	\/DDCD\444C3	LICIO	DD 4	1/0			С	CANTX5	0	1	DIO I DII CT
D19	VDDSDMMC2	HSIO	PD4	I/O	_	_	D	NCS3/NANDCS	0	2	PIO, I, PU, ST
							Е	TCLK0	I	2	
							F	FLEXCOM9_IO0	I/O	5	
							Α	SDMMC2_DAT0	I/O	1	
							В	FLEXCOM0_IO2	I/O	2,3	
64.0	\/DDCD1414C3	11616	DD 5	1/0			С	CANRX5	I	1	DIO I DII CT
C19	VDDSDMMC2	HSIO	PD5	I/O	_	_	D	NWE/NWR0/NANDWE	0	2	PIO, I, PU, ST
							Е	TIOA1	I/O	2	
							F	FLEXCOM9_IO1	I/O	5	
							Α	SDMMC2_DAT1	I/O	1	
							В	FLEXCOM0_IO3	I/O	2,3	
617	\/DDCD\44453	LIGIO	DDC	1/0			С	SPDIF_RX	I	3	DIO I DII ST
G17	VDDSDMMC2	HSIO	PD6	I/O	_	_	D	NRD/NANDOE	0	2	PIO, I, PU, ST
							Е	TIOB1	I/O	2	
							F	FLEXCOM10_IO0	I/O	5	
							Α	SDMMC2_DAT2	I/O	1	
							В	FLEXCOM0_IO4	I/O	2,3	
F47	\\DDCD.444.65	11616	DC 7	1/0			С	SPDIF_TX	0	3	DIO 1 511 57
F17	VDDSDMMC2	HSIO	PD7	I/O	_	_	D	A21/NANDALE	0	2	PIO, I, PU, ST
							Е	TCLK1	I	2	
							F	FLEXCOM10_IO1	I/O	5	

SAMA7G5 4-Gbit DDR3L SiP

Package and Pinout

contir	nued										
TFBGA427			Primar	y	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							Α	I2SMCC0_WS	I/O	2	
							В	FLEXCOM1_IO3	I/O	2,3,4	
J18	VDDIOP1	GPIO	PD15	I/O	_		С	PWML1	0	4	DIO I DII CT
)10	VDDIOP1	GPIO	PDIS	1/0	-	_	D	CANRX1	I	2	PIO, I, PU, ST
							E	TIOB4	I/O	2	
							F	FLEXCOM2_IO1	I/O	5	
							Α	I2SMCC0_DOUT0	0	2	
							В	FLEXCOM1_IO4	1/0	2,3,4	
G25	VDDIOP1	GPIO	PD16	I/O		_	С	PWMH1	0	4	PIO, I, PU, ST
G25	VDDIOFI	GFIO	FDIO	1/0	_	_	D	CANTX2	0	2	FIO, I, FO, 31
							E	TCLK4	I	2	
							F	FLEXCOM3_IO0	I/O	5	
							Α	I2SMCC0_DOUT1	0	2	
							В	FLEXCOM2_IO0	I/O	2	
J20	VDDIOP1	GPIO	PD17	I/O	_	_	С	PWML2	0	4	PIO, I, PU, ST
J20	VDDIOI1	DIOL 1 GITE	1017	1/0			D	CANRX2	I	2	110,1,10,31
							E	TIOA5	I/O	2	
							F	FLEXCOM3_IO1	I/O	5	
							Α	I2SMCC0_DOUT2	0	2	
							В	FLEXCOM2_IO1	I/O	2	
F25	VDDIOP1	GPIO	PD18	I/O	_	_	С	PWMH2	0	4	PIO, I, PU, ST
123	VDDIGIT	GI 10	1 10 10	1,0			D	CANTX3	0	2	110,1,10,51
							E	TIOB5	I/O	2	
							F	FLEXCOM4_IO0	I/O	5	
							Α	I2SMCC0_DOUT3	0	2	
							В	FLEXCOM2_IO2	1/0	2,3,4,5	
J21	VDDIOP1	GPIO	PD19	I/O	_	_	С	PWML3	0	4	PIO, I, PU, ST
) <u> </u>	1221011	G. 10	1 2 1 3	., 0			D	CANRX3	ı	2	110,1,10,51
							Е	TCLK5	I	2	
							F	FLEXCOM4_IO1	1/0	5	
							Α	PCK0	0	3	
							В	FLEXCOM2_IO3	I/O	2,3,4,5	
E25	VDDIOP1	GPIO	SPIO PD20	I/O	_	-	С	PWMH3	0	4	PIO, I, PU, ST
							D	CANTX4	0	2	
							F	FLEXCOM5_IO0	1/0	5	

contir	nued										
TFBGA427			Primar	у	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							А	PCK1	0	3	
							В	FLEXCOM2_IO4	I/O	2,3,4,5	
J22	VDDIOP1	GPIO	PD21	I/O	-	_	D	CANRX4	I	2	PIO, I, PU, ST
							F	FLEXCOM5_IO1	I/O	5	
							G	G1_TXEN	0	1	
							А	PDMC0_CLK	0	2	
							С	PWMEXTRG0	I	4	
G24	VDDIOP1	GPIO	PD22	I/O	-	_	D	RD1	I	2	PIO, I, PU, ST
							F	CANTX5	0	2	
							G	G1_TX0	0	1	
							Α	PDMC0_DS0		2	
							С	PWMEXTRG1	I	4	
C22	VDDIOD1	CDIO	DD22	1/0			D	RF1	I/O	2	DIO I DII CT
G22	VDDIOP1	GPIO	PD23	I/O	-	_	E	ISC_MCK	0	2	PIO, I, PU, ST
							F	CANRX5	I	2	
							G	G1_TX1	0	1	
							Α	PDMC0_DS1	I	2	
							С	PWMFI0	I	4	
C25	VDDIOP1	GPIO	PD24	I/O	_	_	D	RK1	I/O	2	PIO, I, PU, ST
							E	ISC_D0	I	2	
							G	G1_RXDV	I	1	
							Α	PDMC1_CLK	0	2	
							В	FLEXCOM5_IO0	I/O	2	
G23	VDDIOP1	CDIO	DD2F	I/O			С	PWMFI1	I	4	DIO I DII CT
G23	VDDIOPT	GPIO	PD25	1/0	-	_	D	TD1	0	2	PIO, I, PU, ST
							E	ISC_D1	I	2	
							G	G1_RX0	I	1	
							Α	PDMC1_DS0	I	2	
							В	FLEXCOM5_IO1	I/O		
F33	\\DD\\OD4	CDIO	DDGG	1/0			С	ADTRG	I	3	DIO I DII CT
E23	VDDIOP1	GPIO	PD26	I/O	_	_	D	TF1	I/O	2	PIO, I, PU, ST
							Е	ISC_D2	I	2	
							G	G1_RX1	I	1	

contir	nued										
TFBGA427			Primar	у	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
							Α	PDMC1_DS1	I	2	
							В	FLEXCOM5_IO2	I/O	2,3,4,5	
B25	VDDIOD1	GPIO	PD27	I/O			С	TIOA0	I/O	3	DIO I DII CT
B25	VDDIOP1	GPIO	PD27	1/0	-	_	D	TK1	I/O	2	PIO, I, PU, ST
							E	ISC_D3	I	2	
							G	G1_RXER	I	1	
							Α	RD0	I	2	
							В	FLEXCOM5_IO3	I/O	2,3,4,5	
							С	TIOB0	I/O	3	
C21	VDDIOP1	GPIO	PD28	I/O	-	_	D	I2SMCC1_CK	I/O	2	PIO, I, PU, ST
							E	ISC_D4	I	2	
							F	PWML3	0	5	
							G	G1_MDC	0	1	
							Α	RF0	I/O	2	
							В	FLEXCOM5_IO4	I/O	2,3,4,5	
	VDDIOB1	CDIO					С	TCLK0	I	3	
C24	VDDIOP1	GPIO	PD29	I/O	-	_	D	I2SMCC1_WS	1/0	2	PIO, I, PU, ST
							E	ISC_D5	I	2	
							F	PWMH3	0	5	
							G	G1_MDIO	1/0	1	
							Α	RK0	1/0	2	
							В	FLEXCOM6_IO0	1/0	2	
							С	TIOA1	I/O	3	
E22	VDDIOP1	GPIO	PD30	I/O	_	_	D	I2SMCC1_MCK	0	2	PIO, I, PU, ST
							E	ISC_D6	I	2	
							F	PWMEXTRG0	I	5	
							G	G1_TXCK	I/O	1	
							Α	TD0	0	2	
							В	FLEXCOM6_IO1	I/O	2	
							С	TIOB1	I/O	3	
E24	VDDIOP1	GPIO	PD31	I/O	_	_	D	I2SMCC1_DOUT0	0	2	PIO, I, PU, ST
							E	ISC_D7	I	2	
							F	PWMEXTRG1	I	5	
							G	G1_TX2	0	1	

contin			Primar	.,	Altern	ato .		PIO Peripheral			Reset State
			Primar	у	Aitern	late		PIO Peripherai			
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU,
			Signal		Signal		runc	Signal		1,0 300	PD, HiZ, ST ⁽³⁾
							Α	TF0	I/O	2	
							В	FLEXCOM6_IO2	I/O	2,3,4,5	
							С	TCLK1	I	3	
D25	VDDIOP1	GPIO	PE0	I/O	-	_	D	I2SMCC1_DOUT1	0	2	PIO, I, PU, ST
							E	ISC_HSYNC	I	2	
							F	PWMFI0	I	5	
							G	G1_TX3	0	1	
							Α	TK0	I/O	2	
							В	FLEXCOM6_IO3	I/O	2,3,4,5	
							С	TIOA2	I/O	3	
G21	VDDIOP1	GPIO	PE1	I/O	-	-	D	I2SMCC1_DOUT2	0	2	PIO, I, PU, ST
							E	ISC_VSYNC	I	2	
							F	PWMFI1	I	5	
							G	G1_RX2	I	1	
							Α	PWML0	0	5	
A23							В	FLEXCOM6_IO4	I/O	2,3,4,5	
	VDDIOD1	GPIO	PE2	I/O			С	TIOB2	I/O	3	PIO, I, PU, ST
A23	VDDIOP1	GPIO	PEZ	1/0	_	_	D	I2SMCC1_DOUT3	0	2	10, 1, 10, 31
							E	ISC_FIELD	I	2	
							G	G1_RX3	I	1	
							Α	PWMH0	0	5	
							В	FLEXCOM0_IO0	I/O	4	
מכם	VDDIOD1	GPIO	PE3	I/O			С	TCLK2	I	3	PIO, I, PU, ST
B22	VDDIOP1	GPIO	PE3	1/0	_	-	D	I2SMCC1_DIN0	I	2	10, 1, 10, 31
							E	ISC_PCK	I	2	
							G	G1_RXCK	I	1	
							Α	PWML1	0	5	
							В	FLEXCOM0_IO1	I/O	4	
B21	VDDIOD1	GPIO	PE4	I/O			С	TIOA3	I/O	3	
DZI	VDDIOP1	GPIO	YE4	1/0	_	_	D	I2SMCC1_DIN1	I	2	PIO, I, PU, ST
							E	ISC_D8	I	2	
							G	G1_TXER	0	1	
							Α	PWMH1 O 5			
							В	FLEXCOM0_IO2	I/O 4		
A22	1,22 VDDIOP1 GPIO PE5 I/O C TIOB3 I/O	3	PIO, I, PU, ST								
MZZ	VDDIOP1	GFIO	FES	1/0		D	I2SMCC1_DIN2	1 2	F10, 1, F0, S1		
							E	ISC_D9	I 2		
							G	G1_COL	I	1	

contir														
TFBGA427			Primary	/	Altern	ate		PIO Peripheral			Reset State			
Pins	Power Rail	I/O Type ⁽²⁾	g: I		G: 1			S : 1			Signal, Dir, PU,			
			Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	PD, HiZ, ST ⁽³⁾			
							А	PWML2	0	5				
							В	FLEXCOM0_IO3	I/O	4				
A21	VDDIOP1	GPIO	PE6	1/0		_	С	TCLK3	I	3	PIO, I, PU, ST			
AZI	VDDIOFI	GPIO	PEO	1/0	_	_	D	I2SMCC1_DIN3	I	2	PIO, I, PO, 31			
							E	ISC_D10	I	2				
							G	G1_CRS	- 1	1				
							Α	PWMH2	0	5				
							В	FLEXCOM0_IO4	I/O	4				
G20	VDDIOP1	GPIO	PE7	1/0	_	_	С	TIOA4	I/O	3	PIO, I, PU, ST			
							E	ISC_D11	I	2				
							G	G1_TSUCOMP	0	1				
D9	VREFP	Analog input	VREFP	-	_	-	-	-	_	-	-			
F14	VDDIN33	Power	VDDIN33	1	_	_	_		_	_	_			
H16	GNDIN33	Ground	GNDIN33	I	_	_	_	_	_	_	_			
E16	GNDANA	Ground	GNDANA	· I	_	_	_		_	_	_			
H10	GNDANA	Ground	GNDANA	·	_	_	_		_	_	_			
H14	GNDANA	Ground	GNDANA	·	_	_	_		_	_	_			
Y16	VDDIOP0	Power	VDDIOP0	·	_	_	_		_	_				
Y18	VDDIOP0	Power	VDDIOP0	·	_	_	_	<u>-</u>	_	_				
F24	VDDIOP1	Power	VDDIOP1	·	_	_	_		_	_	_			
H24	VDDIOP1	Power	VDDIOP1	· ·	_	_	_		_	_				
A1	GND	Ground	GND	· 	_	_	_		_	_				
A25	GND	Ground	GND	· ·	_	_	_		_	_				
AA1	GND	Ground	GND	l	_	_	_		_	_				
AA4	GND	Ground	GND	! 	_	_	_		_	_				
AA6	GND	Ground	GND	i	_	_	_		_	_				
AA8	GND	Ground	GND	! 	_	_	_							
AA25	GND	Ground	GND	1	_	_	_		_					
B2	GND	Ground	GND	· ·	_	_	_		_	_				
B16	GND	Ground	GND	l	_		_							
B24	GND	Ground	GND	l		_	_	<u>-</u>						
C3	GND	Ground	GND	l I	_	_	_	<u>-</u>	_	_				
C23	GND	Ground	GND	1		_				_				
D4	GND	Ground	GND	l I	_	_	_	-		_				
D20	GND	Ground	GND	1		_								
D20 D22	GND	Ground	GND	l	-		-	-		-				
E2	GND		GND	l I	_	-	-	-	-	-				
EZ	GND	Ground	GND	I	_	-	-	=	-	-	-			

contin	ued										
TFBGA427			Primary	/	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
•											PD, HIZ, ST
E5	GND	Ground	GND	I	-	-	-	_	_	-	-
E18	GND	Ground	GND	I	-	-	-	_	-	-	-
E21	GND	Ground	GND	I	_	-	_	_	-	-	-
F1	GND	Ground	GND	I	_	-	_	_	-	-	_
F9	GND	Ground	GND	I	_	-	_	_	-	-	-
F20	GND	Ground	GND	I	-	-	_	_	_	_	-
G2	GND	Ground	GND	I	-	-	-	_	-	-	-
G3	GND	Ground	GND	I	-	-	-	_	-	-	-
G5	GND	Ground	GND	I	-	-	-	_	-	-	-
G7	GND	Ground	GND	I	-	-	-	_	_	-	-
G9	GND	Ground	GND	I	-	-	-	_	-	-	-
H1	GND	Ground	GND	I	-	-	-	_	-	-	-
H5	GND	Ground	GND	I	-	-	-	_	_	-	-
H8	GND	Ground	GND	I	-	-	-	_	_	-	-
H21	GND	Ground	GND	I	-	-	-	_	-	-	-
J1	GND	Ground	GND	I	-	-	-	_	_	-	-
J3	GND	Ground	GND	I	-	-	-	_	-	-	-
J5	GND	Ground	GND	I	-	-	_	_	_	-	-
J7	GND	Ground	GND	I	-	-	-	_	_	-	-
J9	GND	Ground	GND	I	-	-	-	_	-	-	-
J10	GND	Ground	GND	I	-	-	-	_	-	-	-
J16	GND	Ground	GND	I	-	-	-	_	_	-	-
K2	GND	Ground	GND	I	-	-	-	_	_	-	-
K8	GND	Ground	GND	I	-	-	-	_	-	-	-
K10	GND	Ground	GND	I	-	-	-	_	_	-	-
K11	GND	Ground	GND	I	-	-	-	_	-	-	-
K13	GND	Ground	GND	I	-	-	-	_	-	-	-
K15	GND	Ground	GND	I	-	-	-	_	-	-	-
K21	GND	Ground	GND	I	-	-	-	_	_	-	-
L1	GND	Ground	GND	I	-	-	_	_	_	-	-
L3	GND	Ground	GND	I	-	-	-	_	-	-	-
L5	GND	Ground	GND	I	-	-	_	_	-	-	-
L7	GND	Ground	GND	I	_	_	-	_	-	-	_
L8	GND	Ground	GND	I	_	-	-	-	-	-	_
L12	GND	Ground	GND	I	_	-	-	_	-	_	_
L14	GND	Ground	GND	I	_	-	_	_	-	_	_
L16	GND	Ground	GND	I	_	-	-	-	-	-	_
L17	GND	Ground	GND	I	_	-	-	_	-	_	_

contir	nued										
TFBGA427			Primary			ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Cienal	D:-	Cienal	D:-	Fund	Cirrol	D:-	I/O Set	Signal, Dir, PU,
			Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	PD, HiZ, ST ⁽³⁾
L18	GND	Ground	GND	I	-	-	-	-	-	-	-
M2	GND	Ground	GND	I	-	-	-	_	-	-	-
M5	GND	Ground	GND	I	-	-	-	_	-	-	-
M6	GND	Ground	GND	I	-	-	-	_	-	-	-
M8	GND	Ground	GND	I	_	-	-	-	-	-	-
M11	GND	Ground	GND	I	-	-	-	_	-	-	-
M13	GND	Ground	GND	I	-	-	-	_	-	-	-
M15	GND	Ground	GND	I	_	-	-	-	-	-	-
M17	GND	Ground	GND	I	-	-	-	_	-	-	-
M18	GND	Ground	GND	I	-	-	-	_	-	-	-
M21	GND	Ground	GND	I	-	-	-	_	-	-	-
N1	GND	Ground	GND	I	-	-	-	_	-	-	-
N2	GND	Ground	GND	I	-	-	-	_	-	-	-
N4	GND	Ground	GND	I	-	-	-	_	-	-	-
N7	GND	Ground	GND	I	-	-	-	_	-	-	-
N9	GND	Ground	GND	I	-	-	-	_	-	-	-
N10	GND	Ground	GND	I	-	-	-	_	-	-	-
N12	GND	Ground	GND	I	-	-	-	_	-	-	-
N14	GND	Ground	GND	I	-	-	-	_	-	-	-
N18	GND	Ground	GND	I	_	-	-	-	-	-	-
P2	GND	Ground	GND	I	-	-	-	_	-	-	-
P5	GND	Ground	GND	I	-	-	-	_	-	-	-
P8	GND	Ground	GND	I	-	-	-	_	-	-	-
P11	GND	Ground	GND	I	-	-	-	_	-	-	-
P13	GND	Ground	GND	I	-	-	-	_	-	-	-
P18	GND	Ground	GND	I	-	-	-	_	-	-	-
P24	GND	Ground	GND	I	-	-	-	_	-	-	-
R1	GND	Ground	GND	I	-	-	-	_	-	-	-
R3	GND	Ground	GND	I	_	-	-	-	-	-	-
R6	GND	Ground	GND	I	-	-	-	_	-	-	-
R7	GND	Ground	GND	I	-	-	-	_	-	-	-
R10	GND	Ground	GND	I	-	-	-	_	-	-	-
R11	GND	Ground	GND	I	-	-	-	-	-	-	-
R19	GND	Ground	GND	ı	-	-	-	-	-	-	-
T2	GND	Ground	GND	I	-	-	-	-	-	_	-
T5	GND	Ground	GND	I	-	-	-	-	-	-	-
T9	GND	Ground	GND	ı	-	-	-	-	-	-	-
T11	GND	Ground	GND	I	-	-	-	_	-	-	-

contii	nued										
TFBGA427			Primary	,	Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
T12	GND	Ground	GND	I	_	-	-	_	-	-	-
T21	GND	Ground	GND	I	_	-	_	-	-	_	-
U1	GND	Ground	GND	I	_	-	_	_	-	-	-
U3	GND	Ground	GND	I	_	-	-	_	-	-	-
U8	GND	Ground	GND	I	_	-	_	-	_	_	-
U10	GND	Ground	GND	I	_	-	_	_	-	-	-
U12	GND	Ground	GND	I	_	_	-	-	-	-	-
U14	GND	Ground	GND	I	_	-	_	-	_	_	-
U16	GND	Ground	GND	I	-	-	-	_	-	-	-
U18	GND	Ground	GND	I	_	_	-	-	-	-	-
V2	GND	Ground	GND	I	_	-	-	_	-	-	-
V4	GND	Ground	GND	I	-	-	-	_	-	-	-
V7	GND	Ground	GND	I	_	_	-	-	-	-	-
V9	GND	Ground	GND	I	_	-	_	-	-	_	-
V24	GND	Ground	GND	I	-	-	-	_	-	-	-
W1	GND	Ground	GND	I	_	-	-	_	-	-	-
W3	GND	Ground	GND	I	_	-	-	_	-	-	-
W5	GND	Ground	GND	I	_	-	-	_	-	-	-
W11	GND	Ground	GND	I	_	-	_	-	-	_	-
W23	GND	Ground	GND	I	_	-	_	-	-	_	-
Y2	GND	Ground	GND	I	-	-	-	_	-	-	-
Y5	GND	Ground	GND	I	_	-	-	_	-	-	-
Y7	GND	Ground	GND	I	_	-	-	_	-	-	-
Y10	GND	Ground	GND	I	_	-	-	_	-	-	-
Y12	GND	Ground	GND	I	_	-	-	_	-	-	-
Y24	GND	Ground	GND	I	_	-	-	_	-	-	-
F10	VDDANA	Power	VDDANA	I	-	-	-	_	-	-	-
F12	VDDANA	Power	VDDANA	I	_	-	_	-	-	_	-
J15	VDDANAOUT	Analog output	VDDOUT25	ı	_	_	_	-	_	-	-
G11	VDDCORE	Power	VDDCORE	I	_	-	-	_	-	-	-
H12	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-
J17	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-
K17	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-
K20	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-
L13	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-
M12	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-
N17	VDDCORE	Power	VDDCORE	I	_	-	-	-	-	-	-

contir	iued										
TFBGA427			Primary		Altern	ate		PIO Peripheral			Reset State
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
N19	VDDCORE	Power	VDDCORE	I	-	-	-	-	-	-	-
P21	VDDCORE	Power	VDDCORE	ı	-	-	_	-	-	-	_
T14	VDDCORE	Power	VDDCORE	ı	-	-	_	-	-	-	_
T16	VDDCORE	Power	VDDCORE	ı	-	-	-	_	-	-	_
T24	VDDCORE	Power	VDDCORE	I	-	-	-	_	-	-	-
V19	VDDCORE	Power	VDDCORE	I	-	-	-	-	-	-	_
F21	VDDCPU	Power	VDDCPU	ı	-	-	-	_	-	-	_
G19	VDDCPU	Power	VDDCPU	I	-	-	-	_	-	-	-
H20	VDDCPU	Power	VDDCPU	I	-	-	-	_	-	-	-
J19	VDDCPU	Power	VDDCPU	I	-	-	-	_	-	-	-
K18	VDDCPU	Power	VDDCPU	I	-	-	-	_	-	-	-
E8	GNDUTMI	Ground	GNDUTMI	I	-	-	-	_	-	-	-
E10	GNDUTMI	Ground	GNDUTMI	I	-	-	-	_	-	-	-
E12	GNDUTMI	Ground	GNDUTMI	I	-	-	-	_	-	-	
E14	GNDUTMI	Ground	GNDUTMI	I	-	-	-	_	-	-	-
H18	GNDUTMI	Ground	GNDUTMI	I	-	-	-	-	-	-	-
B8	VDDUTMI	Power	VDDUTMI	I	-	-	-	_	-	-	
B10	VDDUTMI	Power	VDDUTMI	I	-	-	_	_	-	-	- -
B12	VDDUTMI	Power	VDDUTMI	I	_	-	-	_	-	-	
B14	VDDUTMI	Power	VDDUTMI	I	_	-	-	_	-	-	_
F16	VDDUTMI	Power	VDDUTMI	I	-	-	-	_	-	-	_
A11	VDDUTMI	-	HHSA_DP	I/O	_	-	-	_	-	-	-
B11	VDDUTMI	-	HHSA_DM	I/O	_	-	-	_	-	-	_
C13	VDDUTMI	-	HHSA_CC1	I/O		-	-	-	-	-	_
D15	VDDUTMI	-	HHSA_CC2	I/O	_	-	-	-	-	-	
A10	VDDUTMI	Analog input	HHSA_RTUNE	I	-	-	-	_	-	-	-
A13	VDDUTMI	-	HHSB_DP	I/O	-	-	-	_	-	-	-
B13	VDDUTMI	-	HHSB_DM	I/O	-	-	-	_	-	-	-
C15	VDDUTMI	-	HHSB_CC1	I/O	-	-	-	_	-	-	-
D17	VDDUTMI	_	HHSB_CC2	I/O	-	-	-	_	-	-	-
A12	VDDUTMI	Analog input	HHSB_RTUNE	I	-	_	_	_	_	-	-
A15	VDDUTMI	_	HHSC_DP	I/O	-	-	-	_	-	-	_
B15	VDDUTMI	_	HHSC_DM	I/O	_	-	-	_	-	-	_
A14	VDDUTMI	Analog input	HHSC_RTUNE	ı	-	-	_	-	-	-	-
K12	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-

	nued	TFBGA427 Primary Alternate PIO Peripheral Reset State													
TFBGA427			Primary	<i>'</i>	Altern	ate		PIO Peripheral			Reset State				
Pins	Power Rail	I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾				
K14	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
L9	VDDIODDR	Power	VDDIODDR	I	-	_	_	-	_	_	-				
L10	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
L11	VDDIODDR	Power	VDDIODDR	I	-	_	-	-	_	_	-				
L15	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
M9	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
M10	VDDIODDR	Power	VDDIODDR	I	-	_	-	-	_	_	-				
M14	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
M16	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
N11	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	_	_	-				
N13	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	-	-	-				
N15	VDDIODDR	Power	VDDIODDR	I	-	-	-	_	-	_	-				
P10	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	_	_	-				
P12	VDDIODDR	Power	VDDIODDR	I	-	_	_	-	_	_	-				
P14	VDDIODDR	Power	VDDIODDR	I	-	_	_	-	_	_	-				
R13	VDDIODDR	Power	VDDIODDR	I	-	-	-	-	_	_	-				
E4	VDDIODDR	Analog input	DDR_VREF	-	-	-	-	-	-	-	-				
R12	VDDIODDR	Analog input	DDR_VREF	-	-	-	-	-	-	-	-				
G4	VDDIODDR	Analog input	DDRM_ZQ	_	-	-	-	-	-	_	-				
J12	VDDIODDR	Analog input	DDR_ZQ	_	-	-	_	-	-	_	-				
A4	DDRM_VDD	Power	DDRM_VDD	_	-	_	-	-	_	_	_				
AA3	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	_	_	-				
AA5	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	_	_	-				
AA7	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	_	-	-				
В6	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-				
E1	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	_	_	-				
E3	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	_	-	-				
E7	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-				
E9	DDRM_VDD	Power	DDRM_VDD	_	-	-	-	-	-	_	-				
F2	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-				
F5	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-				
F6	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-				
F8	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	=	-	-	-				
G1	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-				

contir	continued												
TFBGA427			Primary	,	Altern	ate		PIO Peripheral			Reset State		
Pins	Power Rail	I/O Type ⁽²⁾									Signal, Dir, PU,		
		" o . , p o	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	PD, HiZ, ST ⁽³⁾		
		Deviser											
G6 H2	DDRM_VDD	Power	DDRM_VDD DDRM_VDD	-	_	-	-	_	-	-			
H6	DDRM_VDD DDRM_VDD	Power	DDRM_VDD	-	_	-	-	_	-	-			
		Power		-	_	-	-	-	-	-			
J2	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-			
J4	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-			
J6	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-			
K1	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-			
K5	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-			
K6	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-			
K7	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
K9	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-	-		
L2	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-			
L4	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
L6	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
M1	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-			
M7	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-	-		
N3	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	_	-	-			
N5	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	_	-	-	-		
N6	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
N8	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
P1	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
P6	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	_	-	-	-		
R2	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-	-		
R4	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
R5	DDRM_VDD	Power	DDRM_VDD	_	_	-	-	-	-	-	_		
R9	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	-	-	-	_		
T1	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
T6	DDRM_VDD	Power	DDRM_VDD	-	-	-	_	_	_	-	-		
T8	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	_	-	-	-		
T10	DDRM_VDD	Power	DDRM_VDD	-	-	-	_	_	_	-	-		
U2	DDRM_VDD	Power	DDRM_VDD	_	_	-	-	_	-	-	_		
U4	DDRM_VDD	Power	DDRM_VDD	_	_	-	_	_	_	-	-		
U5	DDRM_VDD	Power	DDRM_VDD	-	_	-	-	_	-	-	_		
U7	DDRM_VDD	Power	DDRM_VDD	-	_	-	_	_	-	-	_		
U9	DDRM_VDD	Power	DDRM_VDD	-	_	-	_	_	-	-			
V1	DDRM_VDD	Power	DDRM_VDD	_	_	_	_	-	_	-	_		
V6	DDRM_VDD	Power	DDRM_VDD	_	_	_	_	_	_	_	_		
W2	DDRM VDD	Power	DDRM_VDD	_	_	_	_	_	_	_	_		

contii			Deimon		Altern	ata		DIO Davishava			Reset State
TFBGA427			Primary		Altern	ate		PIO Periphera			
Pins	Power Rail	er Rail I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
W6	DDRM VDD	Power	DDRM VDD	-	-	-	-	=	_	-	-
W7	DDRM_VDD	Power	DDRM_VDD	_	-	-	-	_	-	_	-
W9	DDRM_VDD	Power	DDRM_VDD	_	-	_	-	-	-	_	-
Y1	DDRM_VDD	Power	DDRM_VDD	_	-	-	-	-	-	_	-
Y4	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-
Y6	DDRM_VDD	Power	DDRM_VDD	-	-	-	-	-	-	-	-
Y8	DDRM_VDD	Power	DDRM_VDD	_	-	-	-	-	-	_	-
T20	VDDDPHY	Power	VDDDPHY	I	-	-	-	-	-	-	-
U21	VDDDPHY	Power	VDDDPHY	I	-	-	-	-	-	-	-
V20	GNDDPHY	Ground	GNDDPHY	I	-	-	-	-	-	-	-
V22	GNDDPHY	Ground	GNDDPHY	I	-	-	-	-	-	-	-
Y21	VDDDPHY	-	MIPI_CLKN	-	-	-	-	-	-	-	-
AA21	VDDDPHY	-	MIPI_CLKP	-	-	-	-	-	-	-	-
Y22	VDDDPHY	Analog input	MIPI_DN0	-	-	-	-	-	-	_	-
Y20	VDDDPHY	Analog input	MIPI_DP0	-	-	-	-	-	-	-	-
Y20	VDDDPHY	Analog input	MIPI_DN1	-	-	-	-	-	-	-	-
AA20	VDDDPHY	Analog input	MIPI_DP1	-	-	-	-	-	-	-	-
AA23	VDDDPHY	Analog input	MIPI_REXT	-	-	-	-	-	-	-	-
M24	VDDSDMMC0	Power	VDDSDMMC0	I	-	-	-	-	-	-	-
B18	VDDSDMMC1	Power	VDDSDMMC1	I	-	-	-	-	-	-	-
D24	VDDSDMMC2	Power	VDDSDMMC2	I	-	-	-	-	-	-	-
M20	VDDSDMMC0	Analog input	SDMMC0_CAL	-	-	-	-	-	-	-	-
F18	VDDSDMMC1	Analog input	SDMMC1_CAL	-	-	-	-	-	-	_	-
B20	VDDSDMMC2	Analog input	SDMMC2_CAL	_	-	_	_	-	_	_	-
N16	GNDBAT	Ground	GNDBAT	I	-	-	-	-	-	-	-
K16	VBAT	Power	VBAT	I	-	-	-	-	-	-	-
V13	VBAT	PIOBU	PIOBU0	-	-	-	-	-	-	-	-
T15	VBAT	PIOBU	PIOBU1	-	-	-	-	-	-	-	-
V11	VBAT	PIOBU	PIOBU2	-	-	-	-	-	-	-	-
U13	VBAT	PIOBU	PIOBU3	-	-	-	-	-	-	-	-
C2	VDDIN33	-	XIN	_	_	-	-	-	_	_	-

TFBGA427	Power Rail		Primary	/	Altern	ate		PIO Periphera	al		Reset State Signal, Dir, PU, PD, HiZ, ST ⁽³⁾
Pins		I/O Type ⁽²⁾	Signal	Dir	Signal	Dir	Func	Signal	Dir	I/O Set	
C1	VDDIN33	-	XOUT	-		-	-	-	-	-	-
Y9	VBAT	-	XIN32	_	-	_	_	-	_	_	_
AA9	VBAT	-	XOUT32	_	-	-	-	-	_	_	-
U11	VBAT	-	TST	_	-	-	-	-	_	_	-
T13	VBAT	-	JTAGSEL	-	_	-	-	-	_	-	-
Y11	VBAT	-	WKUP0	-	_	-	-	-	_	-	-
R15	VBAT	-	SHDN	_	-	-	-	-	_	_	-
G13	VDDIN33	-	NRST	-	_	-	-	-	_	-	-
B9	VDDIN33	-	NRST_OUT	_	-	-	-	-	_	_	-
J11	VDDIN33	GPIO	AUDIOCLK	_	-	-	-	-	_	_	-
P15	VBAT	-	LPM	_	-	_	_	-	_	_	_
P20	VDDQSPI0	-	VDDQSPI0	_	-	-	-	-	_	_	-
R17	VDDQSPI0	Analog input	QSPI0_CAL	-	_	-	_	-	-	_	-
K24	VDDQSPI1	-	VDDQSPI1	_	_	-	-	-	-	_	_
Y12	GND	-	GND	-	_	-	_	-	_	_	-

- DDRM_VDD and VDDIODDR must be connected to one single-power plane of the application PCB.
- 2. See the Electrical Characteristics section for further details.
- 3. Signal = 'PIO' if GPIO; Dir = Direction; PU = Pull-up; PD = Pull-down; HiZ = High impedance; ST = Schmitt Trigger

6. Electrical Characteristics

The Electrical Characteristics sections in the SAMA7G5 Series and DDR3L SDRAM data sheets (see Reference Documents) apply to this device. Complementary information is provided in the following sections.

The VDDQ and VDD power inputs, as detailed in the DDR3L SDRAM data sheet, are connected to the SAMA7G5 4-Gbit DDR3L SiP balls labeled "DDRM_VDD". Therefore, the requirements placed on VDDQ and VDD power inputs in the "Absolute Maximum Ratings" and "Recommended DC Operating Conditions" sections of these data sheets apply to the DDRM_VDD power inputs.

6.1 Recommended Thermal Operating Conditions

Table 6-1. Recommended Thermal Operating Conditions

Symbol	Parameter	Min	Max	Unit
T_{J_MPU}	Junction temperature range	-40	105	°C
T_{J_DDR3L}	Junction temperature range	-40	105	°C

Table 6-2. TFBGA427 Package Thermal Characteristics⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Тур	Unit
R_{JA}	Junction-to-ambient thermal resistance	21	°C/W

Notes:

- 1. $R_{JA} = (T_{J_MPU} T_A) / P_{MPU}$, where T_A is the ambient temperature and P_{MPU} is the processor power consumption. The DDR3L SDRAM junction temperature is always lower than the MPU junction temperature.
- 2. According to the JEDEC JESD51-2 standard, with 2s2p board and 0 m/s air flow.
- 3. The package characteristics in the table above are provided according to the JEDEC JESD51-2 standard with the 2s2p board and 0 m/s air flow. These values are not directly applicable to the final application. As per JEDEC standards, these parameters represent the device mounted on a specific PCB under controlled conditions. In real-world applications, the PCB design and construction, airflow, and other factors may significantly impact thermal characteristics.

6.2 Power Sequences

The DDR3L SDRAM power rail (DDRM_VDD) must be connected to VDDIODDR on the PCB. Refer to Recommended Power Supply Sequencing in the Electrical Characteristics section of the SAMA7G5 Series data sheet.

6.3 Device Power Consumption in Applicative Use Cases

Table 6-4 provides the device power consumption in the following conditions:

- f_{CPU CLK}: 1 GHz
- f_{MCK1}: 200 MHz
- f_{MCK2}: 533 MHz
- f_{MCK3}: 266 MHz
- f_{MCK4}: 400 MHz
- I and D caches enabled
- Use cases run on Linux®
- Ambient temperature: 25°C
- Current consumptions are measured as shown in Figure 6-1. Note that the external component current consumptions are not counted.



Table 6-3 reports active power consumption data measured on a few SAMA7G5 SiP typical process samples. These data do not include specifications for maximum power consumption.

Table 6-3. Use Case Definition

Use Case	Description
1	Audio MP3 decoding and playback on I ² S; MP3 file on USB mass storage
2	SAMA7G54 running as iPerf server
3	Run Bonnie++ on USB mass storage
4	SAMA7G54 downloads a file from GMAC0 and copies this file to USB mass storage
5	Streaming camera on Ethernet (image format: RAW8, 1080p @ 30 fps)

Figure 6-1. Current Measurement for Applicative Use Cases




Table 6-4. Power Consumption in Applicative Use Cases

	Power Consumption (mW)				
Use Case	VDDCORE 1.15V	VDDCPU 1.25V	VDDIODDR DDRM_VDD 1.35V	VDDIN33 VDDUTMI 3.3V	Total
1	250	85	91	127	553
2	281	215	190	157	843
3	274	253	113	123	762
4	278	216	168	121	784
5	283	183	140	138	744

6.4 Power Consumption in Idle and Ultra-Low Power (ULP0, ULP1, ULP2) Modes with SDRAM in Self-Refresh

For a complete description of how to enter and exit ULP0, ULP1 or ULP2 mode, refer to the SAMA7G5 Series data sheet (see Reference Documents).

Table 6-5. Typical Current Consumption in Idle, ULPO, ULP1 or ULP2 Mode on VDDIODDR and DDRM_VDD

VDDIODDR DDRM_VDD (V)	T _A =-40°C	T _A = 25°C	T _A = 50°C	T _A = 70°C	T _A =85°C	Unit
1.35	6	6	6	7	7	mA




7. Mechanical Characteristics

7.1 427-Ball TFBGA Mechanical Characteristics

427-Ball Thin Fine-Pitch Ball Grid Array (4UB) - 21x18x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-21537 Rev A Sheet 1 of 2



427-Ball Thin Fine-Pitch Ball Grid Array (4UB) - 21x18x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	Limits	MIN	NOM	MAX
Number of Terminals	N		427	
Pitch	е	0.80 BSC		
Overall Height	Α	-	-	1.20
Ball Height	A1	0.27	_	0.37
Mold Thickness	M		0.53 REF	
Substrate Thickness	S		0.26 REF	
Overall Length	D		21.00 BSC	
Ball Array Length	D2		19.20 BSC	
Overall Width	E	18.00 BSC		
Ball Array Width	E2		16.00 BSC	
Ball Width	b	0.38	_	0.45

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21537 Rev A Sheet 2 of 2



427-Ball Thin Fine-Pitch Ball Grid Array (4UB) - 21x18x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	IILLIMETER:	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.80 BSC	
Contact Pad Spacing	C1	19.20 BSC		
Contact Pad Spacing	C2		16.00 BSC	
Contact Pad Width (Xnn)	Х			0.35
Contact Pad to Contact Pad (Xnn)	G	0.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-23537 Rev A



Table 7-1. 427-ball TFBGA Package Characteristics

oisture sensitivity level	MSL3	
---------------------------	------	--

Table 7-2. Device and 427-ball TFBGA Package Weight

9	980	mg	
		O .	

Table 7-3. Package Reference

JEDEC drawing reference	NA
J-STD-609 classification	e8


Table 7-4. 427-ball TFBGA Package Information

Ball land	0.450 mm
Nominal ball diameter	0.400 mm
Solder mask opening	0.350 mm
Solder mask definition	Solder Mask Defined (SMD)
Solder	SAC105



8. Marking

Top marking follows the scheme below:



with possible values:

Line	Description	Values
1	Company logo	Microchip logo
2	Company name	Microchip
3	Device name	SAMA7G54-DxG
4	Temperature code/Package	1/4UB (E8)
5	Not used	-
6	Lot traceability, Arm logo	YYWWNNN ARM



9. Ordering Information

For details on ordering codes, see Product Identification System.

Ordering Code	Memory Type	Memory Size	Package	Carrier Type	Junction Temperature Range ⁽¹⁾
SAMA7G54D4G-I/4UB	DDR3L SDRAM	4 Gbits	TFBGA427	Tray	-40°C to +105°C
SAMA7G54D4GT-I/4UB	DDR3L SDRAIN	4 GDILS	TFBGA427	Tape and Reel	-40 C to +103 C

Note:

1. Applies to both the MPU and the DDR3L memory junction temperatures.



10. Revision History

10.1 10/2024

Changes

Preliminary issue



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support


Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Architecture:	SAMA7	= Arm Cortex-A7 CPU		
Product Group:	G54	= 427-ball general-purpose microprocessors		
Memory Type and Size:	D4G	= 4-Gbit DDR3L SDRAM		
Carrier Type	Blank	= Standard packaging (tray)		
Carrier Type:	Т	= Tape and Reel		
Ambient Temperature Range ⁽¹⁾ :	I	= -40°C to +85°C (industrial)		
Package:	4UB	= 427-ball TFBGA		

Note:

Example:

• SAMA7G54D4GT-I/4UB = Arm Cortex-A7 general-purpose microprocessor, 4-Gbit DDR3L SDRAM, tape and reel packaging, industrial temperature, 427-ball TFBGA

Note: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
 Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure



^{1.} Indicative Ambient Temperature Range. The user must not exceed the maximum Junction Temperature (T_J) defined in the section Electrical Characteristics.

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.



All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0285-9

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
orporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
handler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support: www.microchip.com/support	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
Veb Address:	China - Chongqing	Japan - Osaka	Finland - Espoo
vww.microchip.com	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Atlanta	China - Dongguan	Japan - Tokyo	France - Paris
Duluth, GA	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
el: 678-957-9614	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
ax: 678-957-1455	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Austin, TX	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
el: 512-257-3370	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Soston	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Vestborough, MA	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
el: 774-760-0087	China - Naniing	Malaysia - Penang	Tel: 49-7131-72400
ax: 774-760-0088	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Chicago	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
tasca, IL	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Tel: 630-285-0071	China - Shanghai	Singapore	Tel: 49-89-627-144-0
ax: 630-285-0075	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Dallas		Taiwan - Hsin Chu	Germany - Rosenheim
Addison, TX	China - Shenyang		Tel: 49-8031-354-560
el: 972-818-7423 ax: 972-818-2924	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Israel - Hod Hasharon
Detroit	China - Shenzhen	Taiwan - Kaohsiung	Tel: 972-9-775-5100
lovi, MI	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Italy - Milan
el: 248-848-4000	China - Suzhou	Taiwan - Taipei	Tel: 39-0331-742611
louston, TX	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Fax: 39-0331-466781
el: 281-894-5983	China - Wuhan	Thailand - Bangkok	Italy - Padova
ndianapolis	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Tel: 39-049-7625286
Noblesville, IN	China - Xian	Vietnam - Ho Chi Minh	Netherlands - Drunen
el: 317-773-8323	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
ax: 317-773-5453	China - Xiamen		Fax: 31-416-690340
el: 317-536-2380	Tel: 86-592-2388138		Norway - Trondheim
os Angeles	China - Zhuhai		Tel: 47-72884388
lission Viejo, CA	Tel: 86-756-3210040		Poland - Warsaw
el: 949-462-9523			Tel: 48-22-3325737
ax: 949-462-9608			Romania - Bucharest
el: 951-273-7800			Tel: 40-21-407-87-50
Raleigh, NC			Spain - Madrid
el: 919-844-7510			Tel: 34-91-708-08-90
lew York, NY			Fax: 34-91-708-08-91
el: 631-435-6000			Sweden - Gothenberg
an Jose, CA			Tel: 46-31-704-60-40
Tel: 408-735-9110			Sweden - Stockholm
el: 408-436-4270			Tel: 46-8-5090-4654
Canada - Toronto			UK - Wokingham
Геl: 905-695-1980			Tel: 44-118-921-5800
Fax: 905-695-2078			Fax: 44-118-921-5820