



# PIC32CX-BZ2 Family

## PIC32CX-BZ2 Family Silicon Errata and Data Sheet Clarification

### PIC32CX-BZ2 Family Errata

The PIC32CX-BZ2 family of devices that you have received conform functionally to the current preliminary Device Data Sheet, except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following table. The silicon issues are summarized in the Table of Contents following this section.

The errata described in this document will be addressed in future revisions of the PIC32CX-BZ2 family silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

**Table 1. PIC32CX-BZ2 Family Silicon Device Identification**

Part Number	Device Identification (DID[31:0])	Revision ID (DID.REVISION[3:0])
		A0
PIC32CX1012BZ25048	0x09B8F053	0x0
PIC32CX1012BZ24032	0x09B0B053	

**Note:** Refer to the “**Device Service Unit**” chapter in the current advance device data sheet for a detailed information on Device Identification and Revision IDs for your specific device.

## Table of Contents

PIC32CX-BZ2 Family Errata.....	1
1. Silicon Errata Summary.....	3
2. Silicon Errata Issues.....	7
2.1. Analog-to-Digital Converter (ADC).....	7
2.2. Clock Reset Unit (CRU).....	7
2.3. Configurable Custom Logic (CCL).....	8
2.4. Device.....	8
2.5. Device Service Unit (DSU).....	9
2.6. Direct Memory Access Controller (DMAC).....	9
2.7. External Interrupt Controller (EIC).....	9
2.8. Event System (EVSYS).....	10
2.9. Peripheral Access Controller (PAC).....	10
2.10. Prefetch Cache.....	11
2.11. Real-Time Counter (RTC).....	11
2.12. Serial Communication Interface (SERCOM).....	13
2.13. System Bus.....	16
2.14. System Configuration Registers.....	16
2.15. Timer/Counter for Control Applications (TCC).....	17
2.16. Timer/Counter (TC).....	18
2.17. Watchdog Timer (WDT).....	19
3. Document Revision History.....	20
The Microchip Website.....	21
Product Change Notification Service.....	21
Customer Support.....	21
Microchip Devices Code Protection Feature.....	21
Legal Notice.....	22
Trademarks.....	22
Quality Management System.....	23
Worldwide Sales and Service.....	24

### 1. Silicon Errata Summary

Table 1-1. Errata Summary

Module	Feature	Item Number	Issue Summary	Affected Revisions
				A0
2.1. Analog-to-Digital Converter (ADC)	Level Trigger	2.1.1	The ADC level trigger does not perform burst conversions in Debug mode.	X
	Scan	2.1.2	The Scan list conversions defined in the ADCCSS1 register will restart without finishing the current scan list and does not generate an EOSRDY bit (ADCCON2[29]) end of scan interrupt status if a new trigger event from the STRGSRC[4:0]bits (ADCCON1[20:16]) trigger source occurs before the scan list completion on the shared ADC2 core.	X
2.2. Clock Reset Unit (CRU)	Peripheral Bus Clocks	2.2.1	The Power-on Reset (POR) value of the PB3 clock is not correct.	X
2.3. Configurable Custom Logic (CCL)	Enable Protected Registers	2.3.1	The SEQCTRLx and LUTCTRLx registers are enable-protected by the CTRL.ENABLE bit, whereas they should be enable-protected by the LUTCTRLx.ENABLE bits.	X
	Sequential Logic	2.3.2	LUT output is corrupted after enabling CCL when sequential logic is used.	X
2.4. Device	Vil Input Low Voltage	2.4.1	There is degraded VIL/VIH performance when the GPIO pull-up/pull-down resistors are enabled on PB0, PB1, PB2, PB3, PB4, PB5, PB6, PB8, or PB9. These pins may not be able to recognize a logic low level if the pull-up on that pad is enabled.	X
2.5. Device Service Unit (DSU)	CRC32	2.5.1	DSU CRC32 will not complete when targeting NVM memory space while the NVM cache is disabled.	X
2.6. Direct Memory Access Controller (DMAC)	DMAC in Debug Mode	2.6.1	In debug mode, DMAC does not restart after a debug halt when DBGCTRL.DBGRUN=0.	X
2.7. External Interrupt Controller (EIC)	Edge Detection	2.7.1	When enabling EIC, SYNCBUSY.ENABLE is released before EIC is fully enabled. Edge detection can be done only after three cycles of the selected GCLK (GCLK_EIC or CLK_ULP32K).	X
	Asynchronous Edge Detection	2.7.2	When the asynchronous edge detection is enabled and the system is in Standby mode, only the first edge will be detected. The following edges are ignored until the system wakes up.	X

# PIC32CX-BZ2 Family

## Silicon Errata Summary

.....continued

Module	Feature	Item Number	Issue Summary	Affected Revisions
				A0
2.8. Event System (EVSYS)	Software Event	2.8.1	BUSYCH flag never resets upon software events in synchronous/resynchronized path modes with event detection on falling edges  If a software event occurs when the EVSYS is set in synchronous/resynchronized path modes (CHANNELn.PATH=0x0/0x1) with event detection set on falling edges (CHANNELn.EDGSEL=0x2), the CHSTATUS.BUSYCHn flag will be set but will never come back to 0. It is then impossible to know if the event user for this channel is ready or not to accept new events.	X
	Spurious Overrun	2.8.2	Overrun interrupt flag may be incorrectly set upon software events in synchronous/resynchronized path modes with event detection on both rising and falling edges.  If a software event occurs when the EVSYS is set in synchronous/resynchronized path modes (CHANNELn.PATH=0x0/0x1) with event detection set on both rising and falling edges (CHANNELn.EDGSEL=0x3), spurious overrun interrupts may occur (INTFLAG.OVRn).	X
2.9. Peripheral Access Controller (PAC)	PAC Protection Error in FREQM	2.9.1	FREQM reads on the Control B register (FREQM.CTRLB) generate a PAC protection error.	X
	PAC Protection Error in CCL	2.9.2	Writing the Software Reset bit in the Control A register (CTRLASWRST) will trigger a PAC protection error.	X
2.10. Prefetch Cache	CPU Hang Configuration Switch	2.10.1	CPU hang is observed when CHECON.ADRWS configuration switches from 1 to 0 and a flash read access.  When CHECON.ADRWS is configured to '0' (default is '1'), the cache_adrws will be latched at next clock and if a flash read access happens at the same clock, the system hangs waiting for an internal ack due to the PFM cache miss.	X
2.11. Real-Time Counter (RTC)	Write Corruption	2.11.1	A 8-bit or 16-bit write access for a 32-bit register, or 8-bit write access for a 16-bit register can fail for the following registers: <ul style="list-style-type: none"> <li>The COUNT register in COUNT32 mode</li> <li>The COUNT register in COUNT16 mode</li> <li>The CLOCK register in CLOCK mode</li> </ul>	X
	COUNTSYNC	2.11.2	When COUNTSYNC is enabled, the first COUNT value is not correctly synchronized and therefore it is a wrong value.	X
	Tamper Input Filter	2.11.3	Majority debouncing, as part of RTC tamper detection, does not work, when enabled by setting Debouncer Majority Enable bit CTRLB.DEBMAJ.	X
	Tamper Detection	2.11.4	Upon enabling the RTC, a false tamper detection could be reported by the RTC.	X
	Tamper Detection Timestamp	2.11.5	If an external reset occurs during a tamper detection, the TIMESTAMP register will not be updated when next tamper detection is triggered.	X

# PIC32CX-BZ2 Family

## Silicon Errata Summary

.....continued

Module	Feature	Item Number	Issue Summary	Affected Revisions
				A0
2.12. Serial Communication Interface (SERCOM)	SERCOM-USART: USART Auto-Baud Mode	2.12.1	In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.	X
	SERCOM-USART: Collision Detection	2.12.2	In USART operating mode with Collision Detection enabled (CTRLB.COLDEN=1), the SERCOM will not abort the current transfer as expected if a collision is detected and if the SERCOM APB Clock is lower than the SERCOM Generic Clock.	X
	SERCOM-USART: Debug Mode	2.12.3	In USART operating mode, if DBGCTRL.DBGSTOP=1, data transmission is not halted after entering Debug mode.	X
	SERCOM-USART: 32-bit Extension Mode	2.12.4	When 32-bit Extension mode is enabled and data to be sent is not in multiples of 4 bytes (which means the length counter must be enabled), additional bytes will be sent over the line.	X
	SERCOM-UART: TXINV and RXINV Bits	2.12.5	The TXINV and RXINV bits in the CTRLA register have inverted functionality.	X
	STATUS.CLKHOLD Bit in Master and Slave Modes	2.12.6	The STATUS.CLKHOLD bit in master and slave modes can be written whereas it is a read-only status bit.	X
	SERCOM-I <sup>2</sup> C: I <sup>2</sup> C in Slave Mode	2.12.7	In I <sup>2</sup> C mode, LENERR, SEXTOUT, LOWTOUT, COLL and BUSERR bits are not cleared when INTFLAG.AMATCH is cleared.	X
	SERCOM-I <sup>2</sup> C: Slave Mode with DMA	2.12.8	In I <sup>2</sup> C Slave Transmitter mode, at the reception of a NACK, if there is still data to be sent in the DMA buffer, the DMA will push a data to the DATA register.	X
	SERCOM-I <sup>2</sup> C: I <sup>2</sup> C Slave in DATA32B Mode	2.12.9	When SERCOM is configured as an I <sup>2</sup> C slave in 32-bit Data Mode (DATA32B=1) and the I <sup>2</sup> C master reads from the I <sup>2</sup> C slave (slave transmitter) and outputs its NACK (indicating no more data is needed), the I <sup>2</sup> C slave still receives a DRDY interrupt.	X
	SERCOM-I <sup>2</sup> C: Repeated Start	2.12.10	When the Quick command is enabled (CTRLB.QCEN=1), software can issue a repeated Start by writing either CTRLB.CMD or ADDR.ADDR bit fields.	X
	SERCOM-SPI: Data Preload	2.12.11	In SPI Slave mode and with Slave Data Preload Enabled (CTRLB.PLOADEN=1), the first data sent from the slave will be a dummy byte if the master cannot keep the Slave Select (SS) line low until the end of transmission.	X
	SERCOM-SPI: Slave Data Preload	2.12.12	Preloading a new SPI data (CTRLB.PLOADEN = 1) before going into Standby Sleep mode, may lead to extra power consumption.	X
	SERCOM-SPI: Hardware Slave Select Control	2.12.13	When Hardware Slave Select Control is enabled (CTRLB.MSSEN = 1), the Slave Select (SS) pin goes high after.	X
2.13. System Bus	Bus Error Address Checks	2.13.1	When accessing peripherals on the PB-PIC bus, an access beyond the implemented memory region 0x4401_FFFF will cause the CPU to hang waiting for a bus error signal.	X
2.14. System Configuration Registers	CFGCON0 Register	2.14.1	CFGCON0.SWOEN is non-functional, which makes PB7 function as SWO during debugging only.	X
	System Bus QoS	2.14.2	The Power-on Reset values of the CFGPGQOS register sets all bus master QoS values to zero (Background) instead of the required Power-on Reset values.	X

# PIC32CX-BZ2 Family

## Silicon Errata Summary

.....continued

Module	Feature	Item Number	Issue Summary	Affected Revisions
				A0
2.15. Timer/Counter for Control Applications (TCC)	Re-trigger in RAMP2 Operations	2.15.1	Re-trigger in RAMP2 operations (RAMP2, RAMP2A, RAMP2C) is not supported if a prescaler is used (CTRLA.PRESCALER != 0) and the re-trig of the counter is done on the next GCLK (CTRLA.PRESCSYNC = GCLK or CTRLA.PRESCSYNC = RESYNC).	X
	Re-trigger	2.15.2	If a Re-trigger event (EVCTRL.EVACTn = 0x1, RETRIGGER) occurs at the Channel Compare Match [n] time, the next Waveform Output [n] is corrupted.	X
	TCC Outputs	2.15.3	TCC0/TCC1 output not working as expected with PPS, output signals not visible on output pins via PPS even though the TCC is working correctly. TCC2 cannot be used to drive external pins.	X
2.16. Timer/Counter (TC)	TC Outputs	2.16.1	TC0/1/2 output not working as expected with PPS, output signals are not visible on output pins via PPS even though the TC is working correctly. TC3 cannot be used to drive external pins.	X
	ALOCK Feature	2.16.2	ALOCK feature is not functional.	X
2.17. Watchdog Timer (WDT)	Watchdog Counter	2.17.1	When the interval between clearing the watch dog timer (in other words, clearing the Run mode watchdog counter) and the sleep instruction is less than 1 WDT clock cycle, the "Run Mode" watchdog counter is not cleared.	X

### Notes:

- Cells with 'X' indicates the issue is present in this revision of the silicon.
- Cells with '-' indicates this silicon revision does not exist for this issue.
- The blank cell indicates the issue has been corrected or does not exist in this revision of the silicon.

## 2. Silicon Errata Issues

The following errata issues apply to the PIC32CX-BZ2 family of devices.

### Note:

Cells with an 'X' indicates the issue is present in this revision of the silicon.

Cells with a dash ('-') indicate this silicon revision does not exist for this issue.

Blank cells indicate the issue has been corrected or does not exist in this revision of the silicon.

### 2.1 Analog-to-Digital Converter (ADC)

#### 2.1.1 Level Trigger

The ADC level trigger does not perform burst conversions in Debug mode.

### Workaround:

None.

### Affected Silicon Revisions

A0						
X						

#### 2.1.2 Scan

The Scan list conversions defined in the ADCCSS1 register will restart without finishing the current scan list and does not generate an EOSRDY bit (ADCCON2[29]) end of scan interrupt status if a new trigger event from the STRGSRC[4:0]bits (ADCCON1[20:16]) trigger source occurs before the scan list completion on the shared ADC core.

### Workaround:

Ensure that the STRGSRC[4:0] bits trigger source repetition rate.

### Affected Silicon Revisions

A0						
X						

### 2.2 Clock Reset Unit (CRU)

#### 2.2.1 Peripheral Bus Clocks

The Power-on Reset value of the PB3 clock is not correct.

### Workaround:

Use Microchip provided SDK and boot loader. This software will initialize the CRU.PB3DIV register to the data sheet specified default value. If using third-party tools and other custom developed software, set this register to the data sheet default value of 0x0000\_8809.

### Affected Silicon Revisions

A0						
X						

## 2.3 Configurable Custom Logic (CCL)

### 2.3.1 Enable Protected Registers

The SEQCTRLx and LUTCTRLx registers are enable-protected by the CTRL.ENABLE bit, whereas they must be enable-protected by the LUTCTRLx.ENABLE bits.

#### Workaround:

None.

### Affected Silicon Revisions

A0						
X						

### 2.3.2 Sequential Logic

LUT Output is corrupted after enabling CCL when sequential logic is used.

#### Workaround:

Write the CTRL register twice when enabling the CCL.

### Affected Silicon Revisions

A0						
X						

## 2.4 Device

### 2.4.1 Vil Input Low Voltage

There is degraded VIL/VIH performance when the GPIO pull-up/pull-down resistors are enabled on PB0, PB1, PB2, PB3,PB4, PB5, PB6, PB8, or PB9. These pins may not be able to recognize a logic low level if the pull-up on that pad is enabled.

#### Workaround:

If using PB0, PB1, PB2, PB3,PB4, PB5, PB6, PB8, or PB9 for GPIO, do not enable pull-up or pull-down, use external resistors.

### Affected Silicon Revisions

A0						
X						



## 2.5 Device Service Unit (DSU)

### 2.5.1 CRC32

The DSU CRC32 will not complete when targeting NVM memory space while the NVM cache is disabled.

**Workaround:**

Be sure to always enable the NVM cache when performing a DSU CRC32 request targeting the NVM memory space.

**Affected Silicon Revisions**

A0						
X						

## 2.6 Direct Memory Access Controller (DMAC)

### 2.6.1 DMAC in Debug Mode

In Debug mode, DMAC does not restart after a debug halt when DBGCTRL.DBGRUN = 0.

**Workaround:**

Set DBGCTRL.DBGRUN to one so that the DMAC continues normal operation when the CPU is halted by an external debugger.

**Affected Silicon Revisions**

A0						
X						

## 2.7 External Interrupt Controller (EIC)

### 2.7.1 Edge Detection

When enabling EIC, SYNCBUSY.ENABLE bit resets before EIC is fully enabled. Edge detection can be done only after three cycles of the selected GCLK (GCLK\_EIC or CLK\_ULP32K).

**Workaround:**

None.

**Affected Silicon Revisions**

A0						
X						

### 2.7.2 Asynchronous Edge Detection

When the asynchronous edge detection is enabled and the system is in Standby mode, only the first edge will be detected. The following edges are ignored until the system wakes up.

**Workaround:**

Use the asynchronous edge detection with debouncer enabled. It is recommended to set the DPRESALER.PRESALER and DPRESALER.TICKON to have the lowest frequency possible. To reduce the

power consumption, set the EIC GCLK frequency as low as possible or select the ULP32K clock (EIC CTRLA.CKSEL set).

### Affected Silicon Revisions

A0						
X						

## 2.8 Event System (EVSYS)

### 2.8.1 Software Event

BUSYCH flag never resets upon software events in synchronous/resynchronized path modes with event detection on falling edges

If a software event occurs when the EVSYS is set in synchronous/resynchronized path modes (CHANNELn.PATH=0x0/0x1) with event detection set on falling edges (CHANNELn.EDGSEL=0x2), the CHSTATUS.BUSYCHn flag will be set but will never come back to 0. It is then impossible to know if the event user for this channel is ready or not to accept new events.

#### Workaround:

Generate software events for this user through a dedicated channel configured with event detection set on rising edges (CHANNELn.EDGSEL=0x1).

### Affected Silicon Revisions

A0						
X						

### 2.8.2 Spurious Overrun

Overrun interrupt flag may be incorrectly set upon software events in synchronous/resynchronized path modes with event detection on both rising and falling edges.

If a software event occurs when the EVSYS is set in synchronous/resynchronized path modes (CHANNELn.PATH=0x0/0x1) with event detection set on both rising and falling edges (CHANNELn.EDGSEL=0x3), spurious overrun interrupts may occur (INTFLAG.OVRn).

#### Workaround:

Generate software events for the event user through a dedicated channel configured with even detection set on rising edges (CHANNELn.EDGSEL=0x1).

### Affected Silicon Revisions

A0						
X						

## 2.9 Peripheral Access Controller (PAC)

### 2.9.1 PAC Protection Error in FREQM

FREQM reads on the Control B register (FREQM.CTRLB) generate a PAC protection error.

#### Workaround:

None.

### Affected Silicon Revisions

A0						
X						

## 2.9.2 PAC Protection Error in CCL

Writing the Software Reset bit in the Control A register (CTRLASWRST) will trigger a PAC protection error.

### Workaround:

Clear the CCL PAC error each time a CCL software reset is executed.

### Affected Silicon Revisions

A0						
X						

## 2.10 Prefetch Cache

### 2.10.1 CPU Hang Configuration Switch

CPU hang is observed when CHECON.ADRWS configuration switches from 1 to 0 and a flash read access.

When CHECON.ADRWS is configured to '0' (default is '1'), the `cache_adrws` will be latched at next clock and if a flash read access happens at the same clock, the system hangs waiting for an internal ack due to the PFM cache miss.

### Workaround:

Execute the CHECON configuration from SRAM (at the very beginning of System Initialization) until the configuration is done and resume execution from Flash after configuration is set.

### Affected Silicon Revisions

A0						
X						

## 2.11 Real-Time Counter (RTC)

### 2.11.1 Write Corruption

A 8-bit or 16-bit write access for a 32-bit register, or 8-bit write access for a 16-bit register can fail for the following registers:

- COUNT register in COUNT32 mode
- COUNT register in COUNT16 mode
- CLOCK register in CLOCK mode

### Workaround:

Write the registers with:

- A 32-bit write access for COUNT register in COUNT32 mode, CLOCK register in CLOCK mode
- A 16-bit write access for the COUNT register in COUNT16 mode

### Affected Silicon Revisions

A0						
X						

### 2.11.2 COUNTSYNC

When COUNTSYNC is enabled, the first COUNT value is not correctly synchronized and thus it is a wrong value.

#### Workaround:

After enabling COUNTSYNC, read the COUNT register until its value is changed when compared to its first value read. After this, all consequent value read from the COUNT register is valid.

### Affected Silicon Revisions

A0						
X						

### 2.11.3 Tamper Input Filter

Majority debouncing, as part of RTC tamper detection, does not work when enabled by setting the Debouncer Majority Enable bit, CTRLB.DEBMAJ.

#### Workaround:

None.

### Affected Silicon Revisions

A0						
X						

### 2.11.4 Tamper Detection

Upon enabling the RTC tamper detection feature, a false tamper detection can be reported by the RTC.

#### Workaround:

Use any one of the following workarounds:

- **Workaround 1:** Configure TAMPER detection to ONLY falling edge.
- **Workaround 2:** If the user software has to use TAMPER detection as rising edge, it must ignore the first tamper interrupt generated after enabling the RTC tamper detection.

### Affected Silicon Revisions

A0						
X						

### 2.11.5 Tamper Detection Timestamp

If an external reset occurs during a tamper detection, the TIMESTAMP register will not be updated when next tamper detection is triggered.

#### Workaround:

Enable RTC tamper interrupt and copy the timestamp from the RTC CLOCK COUNT register to one of the following destinations:

- SRAM

- GPx register in RTC
- BKUPx register in RTC

### Affected Silicon Revisions

A0						
X						

## 2.12 Serial Communication Interface (SERCOM)

### 2.12.1 SERCOM-USART: Auto-Baud Mode

In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.

**Workaround:**  
None.

### Affected Silicon Revisions

A0						
X						

### 2.12.2 SERCOM-USART: Collision Detection

In USART operating mode with Collision Detection enabled (CTRLB.COLDEN = 1), the SERCOM will not abort the current transfer as expected if a collision is detected and if the SERCOM APB Clock is lower than the SERCOM Generic Clock.

**Workaround:**  
The SERCOM APB clock must always be higher than the SERCOM Generic Clock to support collision detection. .

### Affected Silicon Revisions

A0						
X						

### 2.12.3 SERCOM-USART: Debug Mode

In USART operating mode, if DBGCTRL.DBGSTOP = 1, data transmission is not halted after entering Debug mode.

**Workaround:**  
None.

### Affected Silicon Revisions

A0						
X						

### 2.12.4 SERCOM-USART: 32-bit Extension Mode

When 32-bit Extension mode is enabled and data to be sent is not in multiples of 4 bytes, which means the length counter must be enabled, and additional bytes will be sent over the line.

### Workaround:

Use any one of the following workarounds:

1. Write the Inter-Character Spacing bits (CTRLC.ICSPACE) to a non-zero-value.
2. Do not use length counter in firmware by keeping the data to be sent is in multiples of 4 bytes.

### Affected Silicon Revisions

A0						
X						

## 2.12.5 SERCOM-UART: TXINV and RXINV Bits

The TXINV and RXINV bits in CTRLA are interchanged. TXINV controls the RX signal inversion and RXINV controls the TX signal inversion.

### Workaround:

In software interpret the TXINV bit as a functionality of RXINV, and conversely, interpret the RXINV bit as a functionality of TXINV.

### Affected Silicon Revisions

A0						
X						

## 2.12.6 STATUS.CLKHOLD Bit in Master and Slave Modes

The STATUS.CLKHOLD bit in master and slave modes can be written even though it is specified as a read-only status bit.

### Workaround:

Do not clear STATUS.CLKHOLD bit to preserve the current clock hold state.

### Affected Silicon Revisions

A0						
X						

## 2.12.7 SERCOM-I<sup>2</sup>C: I<sup>2</sup>C in Slave Mode

In I<sup>2</sup>C mode, LENERR, SEXTOUT, LOWTOUT, COLL and BUSERR bits are not cleared when INTFLAG.AMATCH is cleared.

### Workaround:

Manually clear status bits LENERR, SEXTOUT, LOWTOUT, COLL and BUSERR by writing these bits to 1 when set.

### Affected Silicon Revisions

A0						
X						

## 2.12.8 SERCOM-I<sup>2</sup>C: Slave Mode with DMA

In I<sup>2</sup>C Slave Transmitter mode, at the reception of a NACK, if there is still data to be sent in the DMA buffer, the DMA will push a data to the DATA register. Because a NACK was received, the transfer on the I<sup>2</sup>C bus will not occur causing the loss of this data.

### Workaround:

Configure the DMA transfer size to the number of data to be received by the I<sup>2</sup>C master. DMA cannot be used if the number of data to be received by the master is not known..

### Affected Silicon Revisions

A0						
X						

### 2.12.9 SERCOM-I<sup>2</sup>C: I<sup>2</sup>C Slave in DATA32B Mode

When SERCOM is configured as an I<sup>2</sup>C slave in 32-bit Data Mode (DATA32B = 1) and the I<sup>2</sup>C master reads from the I<sup>2</sup>C slave (slave transmitter) and outputs its NACK (indicating no more data is needed), the I<sup>2</sup>C slave still receives a DRDY interrupt.

If the CPU does not write a new data to the I<sup>2</sup>C slave DATA register, I<sup>2</sup>C slave will pull SDA line, which will result in stalling the bus permanently.

### Workaround:

1. Write a dummy data to data register when a NACK is received from the master.
2. Use command #2 (SERCOMx->I2CS.CTRLB.bit.CMD = 2) when a NACK is received from the master.



**Important:** Because STATUS.RXNACK always indicates the last received ACK, to determine when a NACK is received from the I<sup>2</sup>C master, the I<sup>2</sup>C slave software needs to consider I2CS.STATUS.RXNACK only on the second DRDY interrupt after receiving the AMATCH interrupt.

### Affected Silicon Revisions

A0						
X						

### 2.12.10 SERCOM-I<sup>2</sup>C: Repeated Start

When the Quick command is enabled (CTRLB.QCEN = 1), software can issue a repeated Start by writing either CTRLB.CMD or ADDR.ADDR bit fields. If in these conditions, SCL Stretch Mode is CTRLA.SCLSM = 1, a bus error will be generated.

### Workaround:

Use Quick Command mode (CTRLB.QCEN = 1) only if SCL Stretch Mode is CTRLA.SCLSM = 0.

### Affected Silicon Revisions

A0						
X						

### 2.12.11 SERCOM-SPI: Data Preload

In SPI Slave mode and with Slave Data Preload Enabled (CTRLB.PLOADEN = 1), the first data sent from the slave will be a dummy byte if the master cannot keep the Slave Select (SS) line low until the end of transmission.

### Workaround:

In SPI Slave mode, the Slave Select pin (SS) must be kept low by the master until the end of the transmission if the Slave Data Preload feature is used (CTRLB.PLOADEN = 1).

### Affected Silicon Revisions

A0						
X						

#### 2.12.12 SERCOM-SPI: Slave Data Preload

Preloading a new SPI data (CTRLB.PLOADEN = 1) before going into Standby Sleep mode, may lead to extra power consumption.

#### Workaround:

None

### Affected Silicon Revisions

A0						
X						

#### 2.12.13 SERCOM-SPI: Hardware Slave Select Control

When Hardware Slave Select Control is enabled (CTRLB.MSSEN = 1), the Slave Select (SS) pin goes high after.

#### Workaround:

Set CTRLB.MSSEN = 0 and handle the Slave Select (SS) pin by software.

### Affected Silicon Revisions

A0						
X						

## 2.13 System Bus

#### 2.13.1 Bus Error Address Checks

When accessing peripherals on the PB-PIC bus, an access beyond the implemented memory region 0x4401\_FFFF causes the CPU to hang waiting for a bus error signal.

#### Workaround:

Use Microchip provided peripheral drivers from Harmony 3 and Microchip provided SDK. This software will not generate addresses outside the implemented regions. If using third-party tools and other custom developed software, do not create accesses outside this region or an MCU reset will be required to recover.

### Affected Silicon Revisions

A0						
X						

## 2.14 System Configuration Registers

#### 2.14.1 CFGCON0 Registers

CFGCON0.SWOEN is non-functional, which makes PB7 function as SWO during debugging only. PB7 works normally when not doing debug.



### Workaround:

Do not use PB7 as GPIO while debugging.

### Affected Silicon Revisions

A0						
X						

## 2.14.2 System Bus QoS

The Power-on Reset values of the CFGPGQOS register sets all bus master QoS values to zero (Background) instead of the required Power-on Reset values.

### Workaround:

Use Microchip provided SDK and bootloader. This software will initialize the CFGPGQOS register to the data sheet specified default value. If using third-party tools and other custom developed software, set this register to the data sheet default value of 0xE040\_004C.

### Affected Silicon Revisions

A0						
X						

## 2.15 Timer/Counter for Control Applications (TCC)

### 2.15.1 Re-trigger in RAMP2 Operations

Re-trigger in RAMP2 operations (RAMP2, RAMP2A, RAMP2C) is not supported if a prescaler is used (CTRLA.PRESCALER != 0) and the re-trig of the counter is done on the next GCLK (CTRLA.PRESCSYNC = GCLK or CTRLA.PRESCSYNC = RESYNC).

### Workaround:

Configure the re-trigger of the counter on the next prescaler clock (CTRLA.PRESCSYNC = PRESC).

### Affected Silicon Revisions

A0						
X						

### 2.15.2 Re-trigger

If a Re-trigger event (EVCTRL.EVACTn = 0x1, RETRIGGER) occurs at the Channel Compare Match [n] time, the next Waveform Output [n] is corrupted.

### Workaround:

Use two channels to store their two successive (n and n+1) CC register values and combine their related waveform outputs to make signal redundancy.

### Affected Silicon Revisions

A0						
X						

### 2.15.3 TCC Outputs

TCC0/TCC1 output not working as expected with PPS, output signals not visible on output pins via PPS even though the TCC is working correctly. TCC2 cannot be used to drive external pins.

#### Workaround: Use CCL module to route TCC outputs

Use CCL module to output up to 2 TCCx\_WO[n] signals on CCL0\_OUT and CCL1\_OUT using PPS to the desired pins.

The required configuration in CCL1/2:

- CCL.CTRL.ENABLE = 1, To enable CCL
- CCL.LUTCTRLx.ENABLE = 1, To enable LUT in CCL
- CCL.LUTCTRLx.INSELx = 8, To select TCC as input source
- CCL.LUTCTRLx.TRUTH, To match the toggle of TCC
  - CCL.LUTCTRLx.TRUTH = 0xAA, to match toggle on WO[0]
  - CCL.LUTCTRLx.TRUTH = 0xCC, to match toggle on WO[1]
  - CCL.LUTCTRLx.TRUTH = 0xF0, to match toggle on WO[2]
- CFGCON1.CCL\_OE = 1, To enable CCL output onto PADs

Then configure PPS for CCL output to desired pin.

**Note:** CCL0\_OUT allows one instance of TCC0\_WO[n] and CCL1\_OUT allow one instance of TCC1\_WO[n].

#### Affected Silicon Revisions

A0						
X						

### 2.16 Timer/Counter (TC)

#### 2.16.1 TC Outputs

TC0/1/2 output not working as expected with PPS, output signals are not visible on output pins via PPS even though the TC is working correctly. TC3 cannot be used to drive external pins.

#### Workaround: Set COPENx and CAPTENx before enabling/re-enabling the Timer Counter

Set TC.CTRLA.COPENx = 1 and TC.CTRLA.CAPTENx = 1 before enabling/re-enabling the Timer Counter.

- Configure PPS for output to desired pin
- Initialize Timer Counter
- TC.CTRLA.COPENx = 1
- TC.CTRLA.CAPTENx = 1
- Start/Enable Timer Counter

#### Affected Silicon Revisions

A0						
X						

#### 2.16.2 ALOCK Feature

ALOCK feature is not functional.

#### Workaround:

None

### Affected Silicon Revisions

A0						
X						

## 2.17 Watchdog Timer (WDT)

### 2.17.1 Watchdog Counter

When the interval between clearing the watch dog timer (in other words, clearing the Run mode watchdog counter) and the sleep instruction is less than 1 WDT clock cycle, the “Run Mode” watchdog counter is not cleared. When using LPRC as clock source, the interval is 1 LPRC clock. Because watchdog timer is in LPRC domain, which is much slower than CPU clock, the sleep instruction is executed even before the “Run mode” watch dog counter is cleared. Hence, the “Run mode” watchdog counter remains frozen to its last count instead of clearing to 0.

While in sleep mode, the “sleep mode” watchdog counter is incrementing and at the end of the WDTPS, it generates an NMI which causes the CPU to wake up.

After wake up, the user would expect that since they cleared the WDT just before going to sleep, they have an entire WDT period available to them before they have to clear WDT again. But since the “Run mode” counter was not cleared before going into sleep, the WDT reset would occur earlier than expected.

#### Workaround (either or both can be used):

1. Add a delay of more than 1 WDT Clock (LPRC clock), between clearing of the WDT and execution of sleep instruction.
2. Execute the WDT clear instruction as soon as the CPU wakes up.

### Affected Silicon Revisions

A0						
X						

**3. Document Revision History**

Revision	Date	Section	Description
A	01/2022	Document	Initial revision

Preliminary

## The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN:

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

Preliminary

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388-138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820