

It should be noted that the RESET net on JP4-4 is not a hardware reset, but rather just a port pin that must be set low for the FPGA hardware to function properly. It is an active HIGH reset.

