



# Software Release Notes USB Power Delivery Software Framework (PSF)

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's	Page	Spec. No.	Rev.
responsibility to ensure this is the latest revision prior to using or referencing this document.	raye	Spec. No.	IVEV.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	1 of 28	FRM-50381-001	1.08



Information contained in this publication regarding device applications and the like is provided only for your convenience and can be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.

Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	2 of 28	FRM-50381-001	1.08





Microchip Technology, Incorporated 2355 W. Chandler Boulevard Chandler, Arizona 85224 480/792-7200

REV	DATE	DESCRIPTION OF CHANGE
0.90	Oct 24, 2019	First Web release
0.91	Nov 11,2019	Bug fix release
0.92	Dec 12,2019	Documentation release
0.95	Jan 09, 2020	Release with complete documentation and Bug fix
1.00	Feb 25, 2020	Source only feature complete release
1.01	Mar 19,2020	Phase 2 Alpha release
1.02	Apr 8, 2020	Phase 3 Alpha release
1.03	Apr 21, 2020	Bug fix release
1.04	June 19,2020	Phase 2 Beta Release
1.05	July 24, 2020	Bug fix release
1.06	Aug 20, 2020	Phase 4 Alpha Release
1.07	Sep 11, 2020	Phase 5 Interim Release
1.08	Nov 11, 2020	Phase 5 Alpha Release

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	3 of 28	FRM-50381-001	1.08

Spec. No.

FRM-50381-001

Rev.

1.08

Page

4 of 28



# **Table of Contents**

l	Introdu	ction 6	
2	Release	e notes 6	
	2.1 Ve	rsion 1.08	6
	2.1.1	Not implemented / Limited functionality requirements	6
	2.1.2	Bug Fixes	
	2.1.3	Features Added	
	2.1.4	Notes	9
	2.2 Ve	rsion 1.07	
	2.2.1	Not implemented / Limited functionality requirements	
	2.2.2	Bug Fixes	
	2.2.3	Features Added	12
	2.2.4	Notes	12
	2.3 Ve	rsion 1.06	12
	2.3.1	Not implemented / Limited functionality requirements	12
	2.3.2	Bug Fixes	
	2.3.3	Features Added	14
	2.3.4	Notes	14
	2.4 Ve	rsion 1.05	15
	2.4.1	Not implemented / Limited functionality requirements	15
	2.4.2	Bug Fixes	
	2.4.3	Features Added	17
	2.4.4	Notes	17
	2.5 Ve	rsion 1.04	17
	2.5.1	Not implemented / Limited functionality requirements	17
	2.5.2	Bug Fixes	
	2.5.3	Features Added	20
	2.5.4	Notes	20
	2.6 Ve	rsion 1.03	20
	2.6.1	Not implemented / Limited functionality requirements	20
	2.6.2	Bug Fixes	
	2.6.3	Features added	21
	2.6.4	Notes	21
	2.7 Ve	rsion 1.02	22
	2.7.1	Not implemented / Limited functionality requirements	22
	2.7.2	Bug Fixes	23
	2.7.3	Features added	24
	2.7.4	Notes	24
	2.8 Ve	rsion 1.01	24
	2.8.1	Not implemented / Limited functionality requirements	24
	2.8.2	Bug Fixes	24
	2.8.3	Features added	25
	2.8.4	Notes	25
	2.9 Ve	rsion 1.00	25
	2.9.1	Not implemented / Limited functionality requirements	25
	2.9.2	Bug Fixes	

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's

responsibility to ensure this is the latest revision prior to using or referencing this document.

© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY





2.9.3	Features added	26
2.9.4	Notes	26
2.10 V	Version 0.95	26
2.10.1	Not implemented / Limited functionality requirements	26
2.10.2	Bug Fixes	
2.10.3	Features added	27
2.10.4	Notes	27
2.11 V	Version 0.92	
2.11.1	Not implemented / Limited functionality requirements	27
2.11.2	Bug Fixes	
2.11.3	Features added	27
2.11.4	Notes	27
2.12 V	Version 0.91	27
2.12.1	Not implemented / Limited functionality requirements	27
2.12.2	Bug Fixes	
2.12.3	Features added	
2.12.4	Notes	28
2.13 V	Version 0.90	28
2.13.1	Not implemented / Limited functionality requirements	28
2.13.2	Bug Fixes	
2.13.3	Features added	
2.13.4	Notes	28

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	5 of 28	FRM-50381-001	1.08



# 1 Introduction

USB Power Delivery Software Framework (PSF) – a software-based Power Delivery stack along with UPD350 Type-C Port Controller (Maverick) is a USB-PD solution. It is a generic user-friendly that can be ported across various hardware platform.

<b>Component Type</b>	USB Power Delivery Software Framework (PSF)
Target Silicon	SAMD20 + UPD350
Where can an end	Version number appended with filename
user see the version	/PSF/Source/include/ProjectVersion.h
number	

## 2 Release notes

## 2.1 Version 1.08

Release date	11-Nov 2020
Release Type	Phase 5 alpha release
Pre-requisites (if any)	PSF EVB
Source Tag	Tag: PSF_STACK_V1.08

# 2.1.1 Not implemented / Limited functionality requirements

- 1. PSF-234: Soft Reset observed during Power Negotiation
- 2. PSF-233: Initial Power Source should always Accept VCONN Source irrespective of Active Cable presence or not
- 3. PSF-215: Firmware gets stuck after negotiating with Port partner in DRP Port
- 4. PSF-219: [DRP] DR Swap gets rejected because of corruption in Port Data Role
- 5. PSF-184: UART trace using onboard debugger not working
- 6. PSF-153: VBUS Discharge handling inside Type C ISR
- 7. PSF-170: VCONN Source to reset the Cable Plug's Protocol Layer in order to ensure MessageID synchronization
- 8. PSF-195: [Teton PSF][Ellisys Comp]SRC.E16 PDO Transition (Testing Dfp) fails
- 9. PSF-85: [MPQ]Ellisys Compliance fails when INCLUDE POWER MANAGEMENT CTRL = 1

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	6 of 28	FRM-50381-001	1.08



- 10. PSF-18: CLONE Absence of power negotiation on ports of the DUT when VDD33 is set to 2.80V
- 11. PSF-21: VBUS OCS Power fault handling not working
- 12. PSF-229: PD Firmware does not support the PMPD-MCP19119 Rev C with UCS3205 load switch
- 13. PSF-224: SM IDLE Status reporting DPM, SINK and DRP SMs
- 14. PSF-222: Get Sink Cap Extended support for Sink only and DRP ports
- 15. PSF-207: [PSF\_SINK] UPD 350 failed to come out from reset
- 16. PSF-187: SenderResponseTimer Timeout Request Compliance test Failed
- 17. PSF-186: [Sink] Hard Reset is sent after negotiation with Dell XPS as partner
- 18. PSF-182: tVCONNON should be 2ms as per Type- C specification but it is 10ms
- 19. PSF-180: Updating PSF documentation to add more inclusive terminology as per new guidelines
- 20. PSF-86: [Field] VBUS drop observed during Voltage transitions when the sink load is higher
- 21. PSF-154: CLONE Workaround for OLYMPUS\_DEV-3217
- 22. PSF-173: Port0 when acts as DRP as Source or fixed source, runs into error recovery after turning on VBUS
- 23. PSF-98: [Field]Implement the requested software hooks
- 24. PSF-160: Trace support at lower UART frequencies
- 25. PSF-78: Clarification On MCU Idle Timeout Configuration
- 26. PSF-150: [Ellisys] [Sink] Ellisys compliance tests failed with sink demo firmware
- 27. PSF-132: [SNK][Phase3] List of features not tested for PSF phase 3 alpha release
- 28. PSF-94: [MPQ] Handle I2C read/write failures
- 29. PSF-51: [Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 30. PSF-50: [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	7 of 28	FRM-50381-001	1.08



- 31. PSF-49: [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 32. PSF-44: [Lecroy] TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails When PUT is configured as Source
- 33. PSF-161: [Cfg&Sts] Power fault counter status parameter needs to be implemented.
- 34. PSF-53: [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink
- 35. PSF-221: UART Trace messages cleanup

# 2.1.2 Bug Fixes

- PSF-202: PSF v1.07 Port enabled before DPM\_CLIENT\_REQ\_PORT\_ENABLE Client req issued
- 2. PSF-213: SPI Write APIs shall be generic to support all Hardware platforms
- 3. PSF-208: Current limit should be set before Driving Power for Implicit contract entry
- 4. PSF-228: SRC.E11 Accept Requests can be met fails when client request is active
- 5. PSF-223: PSF Sends Not supported for Get\_sink\_caps for a DRP Port
- 6. PSF-220: [DRP] Sink to Source PR Swap fails occasionally in Port Loopback
- 7. PSF-201: Port 2 DRP Dock fails to renegotiate after detach
- 8. PSF-199: [Ellisys Comp]SRC3.E23 Vconn Swap(Testing Dfp) fails
- 9. PSF-188: PSF should not go into Type C Error Recovery without Client intervention
- 10. PSF-217: [Sink] CC thresholds corresponding to DFP proprietary current not handled as Type-C attach
- 11. PSF-183: Hard Reset occurs when renegotiation is triggered via client request
- 12. PSF-200: Discover identity for SOP' is sent 63 times[nDiscoverIdentityCount] PD Spec limit is 20
- 13. PSF-196: [Ellisys Comp]SRC3.E14 Status Fields Checks fails
- 14. PSF-203: [GRL] DUT doesn't respond with Not supported for Reserved message
- 15. PSF-177: [VCONN\_Swap and DR\_Swap] Continuous Role Swap did not occur even when both Auto Request policies are enabled

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	8 of 28	FRM-50381-001	1.08



- 16. PSF-211: VDM: Callback notification for Not supported Response
- 17. PSF-209: Hard Reset Complete Notification
- 18. PSF-210: [Sink] PSF Sink fails to establish explicit contract with Galaxy Note 10
- 19. PSF-168: [Swap Notification] Swap completion notification to be posted after sending Reject to swap request
- 20. PSF-157: Implement the FW changes needed to address PSF-148
- 21. PSF-204: [Ellisys Comp]SRC.E16 PDO Transition (Testing Dfp) fails because of Collision avoidance
- 22. PSF-179: Require modifications in PSF IDLE Status reporting
- 23. PSF-232: HPD hardware queue interrupt handler Changes
- 24. PSF-231: HPD interrupt doesn't fire

#### 2.1.3 Features Added

- Alternate Mode
- Hot Plug Detect

#### 2.1.4 Notes

None

## 2.2 Version 1.07

Release date	11-Sep 2020
Release Type	Phase 5 interim release
Pre-requisites (if any)	PSF EVB
Source Tag	Tag: PSF_STACK_V1.07

## 2.2.1 Not implemented / Limited functionality requirements

- 1. PSF-184: UART trace using onboard debugger not working
- 2. PSF-188: PSF should not go into Type C Error Recovery without Client intervention
- 3. PSF-183: Hard Reset occurs when renegotiation is triggered via client request

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	9 of 28	FRM-50381-001	1.08



- 4. PSF-170: VCONN Source to reset the Cable Plug's Protocol Layer in order to ensure MessageID synchronization
- 5. PSF-85: [MPQ]Ellisys Compliance fails when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 6. PSF-153: VBUS Discharge handling inside Type C ISR
- 7. PSF-18: CLONE Absence of power negotiation on ports of the DUT when VDD33 is set to 2.80V
- 8. PSF-21: VBUS OCS Power fault handling not working
- 9. PSF-187: SenderResponseTimer Timeout Request Compliance test Failed
- 10. PSF-186: [Sink] Hard Reset is sent after negotiation
- 11. PSF-182: tVCONNON should be 2ms as per Type- C specification but it is 10ms as inherited from Amazon
- 12. PSF-179: Require modifications in PSF IDLE Status reporting
- 13. PSF-180: Updating PSF documentation to add more inclusive terminology as per new guidelines
- 14. PSF-177: [VCONN\_Swap and DR\_Swap] Continous Role Swap did not occur even when both Auto Request policies are enabled
- 15. PSF-168: [Swap Notification] Swap completion notification to be posted after sending Reject to swap request
- 16. PSF-157: Implement the FW changes needed to address PSF-148
- 17. PSF-86: [Field] VBUS drop observed during Voltage transitions when the sink load is higher
- 18. PSF-154: CLONE Workaround for OLYMPUS DEV-3217
- 19. PSF-173: Port0 when acts as DRP as Source or fixed source, runs into error recovery after turning on VBUS
- 20. PSF-98: [Field]Implement the requested software hooks
- 21. PSF-160: Trace support at lower UART frequencies
- 22. PSF-78: Clarification On MCU Idle Timeout Configuration
- 23. PSF-150: [Ellisys] [Sink] Ellisys compliance tests failed with sink demo firmware
- 24. PSF-132: [SNK][Phase3] List of features not tested for PSF phase 3 alpha release

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	10 of 28	FRM-50381-001	1.08



- 25. PSF-94: [MPQ] Handle I2C read/write failures
- 26. PSF-51: [Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 27. PSF-50: [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner
- 28. PSF-49: [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 29. PSF-44: [Lecroy] TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails When PUT is configured as Source
- 30. PSF-161: [Cfg&Sts] Power fault counter status parameter needs to be implemented.
- 31. PSF-53: [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink
- 32. PSF-155: PSF does not respond to VDM: Disc Identity command from port partner
- 33. PSF-141: [Document] Source Pro Demo Read Me Limitations
- 34. PSF-101: [PSF User Guide] Capture the 8-bit memory requirement details under section "Software Requirements"

## 2.2.2 Bug Fixes

- 1. PSF-176: Any AMS followed by VCONN\_Swap leads to Soft Reset when Negotiated PD Spec Rev is 2.0
- 2. PSF-178: PSF Sends Reject for a valid Request
- 3. PSF-185: [DR\_Swap] Port fails to negotiate after first detach
- 4. PSF-175: CONFIG\_PORT\_UPD\_IDLE\_TIMEOUT\_MS should be moved inside the stack since it is determined by the stack
- 5. PSF-189: 'Not Supported' response is not handled in PE Receive msg handler
- 6. PSF-190: DR and PR Swap should be treated as Unsupported when DRD/DRP bits are 0
- 7. PSF-191: [Sink] When port partner(src) gets disabled, sink detects UV fault and becomes inactive for further PD transaction
- 8. PSF-192: When PSF Sink acts as VCONN source, VCONN discharge is not complete when the port gets disabled

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	11 of 28	FRM-50381-001	1.08



- 9. PSF-193: [Sink] When source partner is disabled and enabled again, PSF sink does not renegotiate
- 10. PSF-194: Port2 configurations and application code may be restricted under a macro to enable a demo to be configured for single port

#### 2.2.3 Features Added

- 1. PSF-136: Dynamic Port Control (Port Enable/Disable) Client request
- 2. PSF-137: Power Delivery Disabled notification
- 3. PSF-147: Discover identity support for Teton PSF

## **2.2.4 Notes**

- Only 2 Port solution has been tested at 8MHz SPI clock speed.
- System level PD communication between PSF and UPD350 through I2C interface is untested.
- For Source Pro application,
  - Ellisys compliance has been tested with INCLUDE\_POWER\_MANAGEMENT\_CTRL = 0
- For DRP application, Ellisys compliance testing is not done.

## 2.3 Version 1.06

Release date	20-Aug 2020
Release Type	Phase 4 alpha release
Pre-requisites (if any)	PSF EVB
Source Tag	Tag: PSF_STACK_V1.06

# 2.3.1 Not implemented / Limited functionality requirements

- 1. PSF-136: Dynamic Port Control(Port Enable/Disable) Client request
- 2. PSF-153: VBUS Discharge handling inside Type C ISR
- 3. PSF-18: CLONE Absence of power negotiation on ports of the DUT when VDD33 is set to 2.80V
- 4. PSF-147: Discover identity support for Teton PSF
- 5. PSF-21: VBUS OCS Power fault handling not working
- 6. PSF-98: [Field]Implement the requested software hooks
- 7. PSF-137: Power Delivery Disabled notification

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	12 of 28	FRM-50381-001	1.08



- 8. PSF-160: Trace support at lower UART frequencies
- 9. PSF-78: Clarification On MCU Idle Timeout Configuration
- 10. PSF-150: [Ellisys] [Sink] Ellisys compliance tests failed with sink demo firmware
- 11. PSF-132: [SNK][Phase3] List of features not tested for PSF phase 3 alpha release
- 12. PSF-85: [MPQ]Ellisys Compliance fails when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 13. PSF-86: [Field] VBUS drop observed during Voltage transitions when the sink load is higher
- 14. PSF-170: VCONN Source to reset the Cable Plug's Protocol Layer to ensure MessageID synchronization
- 15. PSF-168: [Swap Notification] Swap completion notification to be posted after sending Reject to swap request
- 16. PSF-157: Implement the FW changes needed to address PSF-148
- 17. PSF-94: [MPQ] Handle I2C read/write failures
- 18. PSF-51: [Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 19. PSF-50: [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner
- 20. PSF-49: [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 21. PSF-44: [Lecroy] TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails When PUT is configured as Source
- 22. PSF-161: [Cfg&Sts] Power fault counter status parameter needs to be implemented.
- 23. PSF-53: [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink
- 24. PSF-155: PSF does not respond to VDM:Disc Identity command from port partner
- 25. PSF-141: [Document] Source Pro Demo Read Me Limitations
- 26. PSF-101: [PSF User Guide] Capture the 8-bit memory requirement details under section "Software Requirements"
- 27. PSF-173: Port0 when acts as DRP as Source or fixed source, runs into error recovery after turning on VBUS
- 28. PSF-54: [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	13 of 28	FRM-50381-001	1.08



## 2.3.2 Bug Fixes

- 1. PSF-172: When VCONN swap is not supported, respond with "reject" and not with "not supported" for the VCONN swap message
- 2. PSF-145: [Sink] Power fault occurs when source partner is detached
- 3. PSF-167: [Snk] UV Fault is triggered during detach when the port is Sourcing VCONN
- 4. PSF-134: [Field] VCONN Swap not working with HP laptop
- 5. PSF-156 Client notification to be added to indicate port powered off due to power fault
- 6. PSF-162 [Cfg&Stst] In port identity, manufacturer string and its length needs to be implemented and product ID should be set with proper default value
- 7. PSF-164 -[Src] New PDOs to be cleared only when renegotiation is triggered by DPM
- 8. PSF-55: [Sink][Ellisys] Errors Encountered while Executing TD.4.3.1 Sink Connect Source Test Case
- 9. PSF-109: [SINK] When Gotomin was issued from source, sinkoperating current does not retain minimum operating current.
- 10. PSF-163: Organise defines in bootcfg.h file in all demos, so that, it is easy for user to configure.

## 2.3.3 Features Added

- Dual Role Power
- Data Role Swap
- Power Role Swap

New application for DRP configuration is added with this release.

First port of DRP application is configured as Notebook port with Role Swap Policy set to accept and request DR\_Swap when acting as UFP, accept and request PR\_Swap when acting as Source, request VCONN\_Swap when not acting as VCONN source and accept VCONN\_Swap when acting as both VCONN Source and Not as VCONN Source.

Second port of DRP application is configured as Dock type port with Role Swap Policy set to accept and request DR\_Swap when acting as DFP, accept and request PR\_Swap when acting as Sink and accept VCONN\_Swap when acting as both VCONN Source and Not as VCONN Source.

#### 2.3.4 Notes

• Only 2 Port solution has been tested at 8MHz SPI clock speed.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	14 of 28	FRM-50381-001	1.08



- System level PD communication between PSF and UPD350 through I2C interface is untested.
- For Source Pro application,
  - Ellisys compliance has been tested with INCLUDE\_POWER\_MANAGEMENT\_CTRL = 0
- For DRP application, Ellisys compliance testing is not done.

## 2.4 Version 1.05

Release date	24-July 2020
Release Type	Bug fix release
Pre-requisites (if any)	PSF EVB
Source Tag	Tag: PSF STACK V1.05

## 2.4.1 Not implemented / Limited functionality requirements

Source existing issues:

- 1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source.
- 2. PSF-86: [Field] VBUS drop observed during Voltage transitions when the sink load is higher
- 3. PSF-79: Clarification on VSEL Configuration
- 4. PSF-90: Continuous PD re-negotiation when number of source PDOs is 7
- 5. PSF-134: [Field] VCONN Swap not working with HP laptop
- 6. PSF-21: VBUS OCS Power fault handling not working
- 7. PSF-85: [MPQ]Ellisys Compliance fails when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 8. PSF-135: PSF Control/Status Data Memory Management
- 9. PSF-136: Dynamic Port Control(Port Enable/Disable) Client request
- 10. PSF-137: Power Delivery Disabled notification
- 11. PSF-94: [MPQ] Handle I2C read/write failures
- 12. PSF-78: Clarification On MCU Idle Timeout Configuration
- 13. PSF-95: PSF 8-bit MCU porting Feedback
- 14. PSF-118: Phase 2 FW does not support PB and PT on PPS Ports

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	15 of 28	FRM-50381-001	1.08



- 15. PSF-98: [Field]Implement the requested software hooks
- 16. PSF-64: [Field] Un explained 20V toggling plus 5V,14V steps on the way to reaching 20V
- 17. PSF-153: VBUS Discharge handling inside Type C ISR
- 18. PSF-147: Discover identity support for Teton PSF
- 19. PSF-18: CLONE Absence of power negotiation on ports of the DUT when VDD33 is set to 2.80V
- 20. PSF-156: Client notification to be added to indicate port powered off due to power fault
- 21. PSF-154: CLONE Workaround for OLYMPUS\_DEV-3217
- 22. PSF-155: PSF does not respond to VDM: Disc Identity command from port partner

#### Sink existing issues:

- 1. PSF-55: [Sink][Ellisys] Errors Encountered while Executing TD.4.3.1 Sink Connect Source Test Case
- 2. PSF-54: [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink
- 3. PSF-51: [Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 4. PSF-50: [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner
- 5. PSF-49: [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 6. PSF-132: [SNK][Phase3] List of features not tested for PSF phase 3 alpha release
- 7. PSF-109: [SINK] When Gotomin was issued from source, sinkoperating current does not retain minimum operating current.
- 8. PSF-150: [Ellisys] [Sink] Ellisys compliance tests failed with sink demo firmware

## 2.4.2 Bug Fixes

- 1. PSF-140: [PPS] TD.PD.SRC.E16 PDO Transition Failure
- 2. PSF-144: [PPS] More than one alert sent for cable limitation
- 3. PSF-142: [CSR] Advertised PDOs to be cleared after detach

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	16 of 28	FRM-50381-001	1.08



- 4. PSF-151: Hooks to notify PSF stack Idle waiting for an event
- 5. PSF-149: [Sink] Evaluating source capabilities needs to be done based on adverised PDOs, not sink PDOs
- 6. PSF-139: [Sink] After a board reset, PD negotiation fails
- 7. PSF-146: [Src] Code Review comments
- 8. PSF-152: Orientation pin is not initialised in V1.04 Release
- 9. PSF-121: CONFIG\_DCDC\_CTRL in Sink Mode

## 2.4.3 Features Added

None.

#### 2.4.4 Notes

- Only 2 Port Source and Sink solution has been tested at 8MHz SPI clock speed.
- System level PD communication between PSF and UPD350 through I2C interface is untested.
- For Source Pro application,
  - Ellisys compliance has been tested with INCLUDE\_POWER\_MANAGEMENT\_CTRL = 0
  - o Power Balancing and Power Throttling are supported only on non-PPS ports.

## 2.5 Version 1.04

Release date	19-June-2020
Release Type	Phase 2 Beta release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V1.04

# 2.5.1 Not implemented / Limited functionality requirements

Source existing issues:

- 1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source.
- 2. PSF-86: [Field] VBUS drop observed during Voltage transitions when the sink load is higher
- 3. PSF-79: Clarification on VEL Configuration

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	17 of 28	FRM-50381-001	1.08



- 4. PSF-90: Continuous PD re-negotiation when number of source PDOs is 7
- 5. PSF-134: [Field] VCONN Swap not working with HP laptop
- 6. PSF-21: VBUS OCS Power fault handling not working
- 7. PSF-85: [MPQ]Ellisys Compliance fails when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 8. PSF-135: PSF Control/Status Data Memory Management
- 9. PSF-136: Dynamic Port Control(Port Enable/Disable) Client request
- 10. PSF-137: Power Delivery Disabled notification
- 11. PSF-121: CONFIG\_DCDC\_CTRL in Sink Mode
- 12. PSF-94: [MPQ] Handle I2C read/write failures
- 13. PSF-78: Clarification On MCU Idle Timeout Configuration
- 14. PSF-95: PSF 8-bit MCU porting Feedback
- 15. PSF-118: Phase 2 FW does not support PB and PT on PPS Ports
- 16. PSF-98: [Field]Implement the requested software hooks
- 17. PSF-64: [Field] Un explained 20V toggling plus 5V,14V steps on the way to reaching 20V
- 18. PSF-140: [PPS] TD.PD.SRC.E16 PDO Transition Failure
- 19. PSF-141: [Document] Source Pro Demo Read Me Limitations

## Sink existing issues:

- 1. [Sink][Ellisys] Errors Encountered while Executing TD.4.3.1 Sink Connect Source Test Case
- 2. [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink
- 3. [Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 4. [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner
- 5. [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 6. [SNK][Phase3] List of features not tested for PSF phase 3 alpha release
- 7. [SINK] When Gotomin was issued from source, sinkoperating current does not retain minimum operating current.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	18 of 28	FRM-50381-001	1.08



# 2.5.2 Bug Fixes

- 1. PSF-83: Complete the listed tasks in CSR, I2C DC/DC, PPM and PB modules
- 2. PSF-88: Complete the listed tasks in Control and Status registers implementation
- 3. PSF-30: [Sink]PD Sink Negotiation was not Proper for Certain PDO
- 4. PSF-120: Negotiation is inconsistent when INCLUDE\_POWER\_FAULT\_HANDLING = 1
- 5. PSF-119: 20V Negotiation fails with I2C DC/DC
- 6. PSF-114: Negotiation fails with I2C DC/DC from FW commit #1a020c212d5
- 7. PSF-138: Source Lite and Pro Inconsistent behaviour observed
- 8. PSF-110: [MPQ] Port Power is not driven when PDO Count > 4
- 9. PSF-96: PC Lint for Alpha FW v1.01
- 10. PSF-97: [CSR] Struct and Stack versions should be updated by the stack, not by user application
- 11. PSF-112: [CSR]gasCfgStatusData to be passed as an argument in Configuration APIs of all the sample applications
- 12. PSF-117: Source Pro FW with Debug messages is non functional
- 13. PSF-116: [CSR] Following parameters are not getting updated during a valid PD contract
- 14. PSF-105: [CSR] New PDO registers should be cleared after a successful explicit contract is established
- 15. PSF-103: [CSR] EN\_VBUS status bit should be updated for I2C based DC/DC controllers also
- 16. PSF-91: Build failure when INCLUDE\_UPD\_PIO\_OVERRIDE\_SUPPORT is set to 0
- 17. PSF-71: PSF feedback for porting to 16-bit MCUs
- 18. PSF-87: Handle Unexpected message when Sink capabilities message is received in wrong PE State
- 19. PSF-115: Implement DPM Client Request Handler based on Configuration Register settings

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	19 of 28	FRM-50381-001	1.08



## 2.5.3 Features Added

- Power Throttling
- Source only Programmable Power Supply

## 2.5.4 Notes

- Only 2 Port Source and Sink solution has been tested at 8MHz SPI clock speed.
- System level PD communication between PSF and UPD350 through I2C interface is untested.
- For Source Pro application,
  - Ellisys compliance has been tested with INCLUDE\_POWER\_MANAGEMENT\_CTRL = 0
  - o Power Balancing and Power Throttling are supported only on non-PPS ports.

## 2.6 Version 1.03

Release date	21-April-2020
Release Type	Bug fix release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V1.03

# 2.6.1 Not implemented / Limited functionality requirements

#### **Source existing Issues:**

- 1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source.
- 2. PSF-85: Ellisys Compliance fails with MPQ4230 I2C DC/DC Converter when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 3. PSF-86: VBUS drop observed during Voltage transitions when the sink load is higher
- 4. PSF-89: No activity seen on Port 2 when MPQ I2C DC/DC controller is used with PSF
- 5. PSF-90: Continuous PD re-negotiation when number of source PDOs is 7
- 6. PSF-88: u16PortIntMask and u16PortStatusChange of Status registers need to be implemented.
- 7. PSF-110 [MPQ DC/DC] Port Power is not driven when PDO Count > 4
- 8. PSF-112 gasCfgStatusData to be passed as an argument in Configuration APIs of all the sample applications
- 9. PSF-97 Struct and Stack versions should be updated by the stack, not by user application

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	20 of 28	FRM-50381-001	1.08



- 10. PSF-114 Negotiation fails with I2C DC/DC from FW commit #1a020c212d5
- 11. PSF-115 Implement DPM Client Request Handler based on Configuration Register settings

#### **Sink Issues:**

Due to lack of Lecroy and Ellisys availability following JIRAs could not be tested

- 1. PSF-49 [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 2. PSF-50 [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner
- 3. PSF-51[Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 4. PSF -53 [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink
- 5. PSF-55 [Sink][Ellisys] Errors Encountered while Executing TD.4.3.1 Sink Connect Source Test Case
- 6. PSF-109 [SINK] When Gotomin was issued from source, sinkoperating current does not retain minimum operating current.

#### Sink Board issue:

1. PSF – 99 [SNK] [Hades] SAMD20 code does not boot when board is configured for buspower

## 2.6.2 Bug Fixes

1. PSF-111 - [SYS\_DOS] [SINK] EN\_SNK, DC\_DC\_EN and VBUS\_EN functionality clarification

## 2.6.3 Features added

1. Functional implementation for EN\_SINK pin.

Sink demo project can be found under Demo folder in the name PSF\_EVB\_Sink.

#### 2.6.4 Notes

The release is only for Sink application. For Source and Source Pro application use the V1.01 version of PSF.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	21 of 28	FRM-50381-001	1.08



## 2.7 Version 1.02

Release date	8-April-2020
Release Type	PSF Phase 3 Alpha release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF STACK V1.02

## 2.7.1 Not implemented / Limited functionality requirements

#### **Source existing Issues:**

- 1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source.
- 2. PSF-85: Ellisys Compliance fails with MPQ4230 I2C DC/DC Converter when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 3. PSF-86: VBUS drop observed during Voltage transitions when the sink load is higher
- 4. PSF-89: No activity seen on Port 2 when MPQ I2C DC/DC controller is used with PSF
- 5. PSF-90: Continuous PD re-negotiation when number of source PDOs is 7
- 6. PSF-88: u16PortIntMask and u16PortStatusChange of Status registers need to be implemented.
- 7. PSF-110 [MPQ DC/DC] Port Power is not driven when PDO Count > 4
- 8. PSF-112 gasCfgStatusData to be passed as an argument in Configuration APIs of all the sample applications
- 9. PSF-97 Struct and Stack versions should be updated by the stack, not by user application

#### **Sink Issues:**

Due to lack of Lecroy and Ellisys availability following JIRAs could not be tested

- 1. PSF-49 [Sink][LeCroy] TDA 2.1.3.2 BMC PHY Level Message Test Fails when PUT is Configured as sink
- 2. PSF-50 [Sink][LeCroy] TDA 2.3.3.1 PDO Transition, Current Draw and Suspend Test Sink, Consumer or Consumer/Provider Test Fails when PUT acts as Sink Partner
- 3. PSF-51[Sink][LeCroy] TD.4.10.2 Sink Power Precedence Test Fails When PUT configured as Sink
- 4. PSF -53 [Sink][Ellisys] TD.4.1.2 Unpowered CC Voltage Test fails when PUT Configured as Sink

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	22 of 28	FRM-50381-001	1.08



- 5. PSF-55 [Sink][Ellisys] Errors Encountered while Executing TD.4.3.1 Sink Connect Source Test Case
- 6. PSF-109 [SINK] When Gotomin was issued from source, sinkoperating current does not retain minimum operating current.
- 7. PSF-111 [SYS\_DOS] [SINK] EN\_SNK, DC\_DC\_EN and VBUS\_EN functionality clarification

## Sink Board issue:

1. PSF – 99 [SNK] [Hades] SAMD20 code does not boot when board is configured for buspower

# 2.7.2 Bug Fixes

## Sink Bug fixes:

- 1. PSF-36: CONFIG\_PORT\_n\_SINK\_USB\_SUSPEND Field is not there in Fixed PDO fields of Sink Port Removed CONFIG\_PORT\_n\_SINK\_USB\_SUSPEND configuration which is not required and added NO\_USB\_SUSPEND flag implementation in u8SinkConfigSel.
- 2. PSF-30: PD Sink Negotiation was not proper for certain PDO There was logical comparison error while comparing source an sink PDO list.
- 3. PSF-46 [Sink][Ellisys] TD.PD.PHY.E16 Valid Hard Reset Framing Test Fails When PUT is Configured as sink Hardreset handling in sink state machine had issue.
- 4. PSF-47 -[Sink][Ellisys] TD.PD.SNK.E1 SinkWaitCapTimer Deadline Test Fails When PUT Configured as Sink Due to timer precision issue
- 5. PSF-54 [Sink][Ellisys] Errors Encountered while Executing TD.PD.LL.E4 Hard Reset Usage Test Case Failure due to hard reset handling

## **Source Bug fixes:**

- 1. PSF-91: Build failure when INCLUDE UPD PIO OVERRIDE SUPPORT is set to 0
- 2. PSF-108: UART needs to be added in SAMD20\_PSFHarmonyConfiguration.xml in sink, source lite and source pro projects

#### Common to Source and Sink:

1. PSF-93 - Precision of software timers(PDTIMER) is erroneous to a max of 0.5ms time difference – Precision is fixed by timer providing value of Time value or +0.5ms.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	23 of 28	FRM-50381-001	1.08



## 2.7.3 Features added

New Demo USB PD Sink functionality is added with following supports

- Mode A (High Wattage with high voltage)
- Mode B (High wattage with low voltage)
- Goto\_Min support
- VCONN swap support
- DAC and GPIO current indicators.

Sink demo project can be found under Demo folder in the name PSF\_EVB\_Sink.

## 2.7.4 Notes

The release is only for Sink application. For Source and Source Pro application use the V1.01 version of PSF.

## 2.8 Version 1.01

Release date	19-Mar-2020
Release Type	PSF Phase 2 Alpha release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V1.01

# 2.8.1 Not implemented / Limited functionality requirements

- 1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source.
- 2. PSF-85: Ellisys Compliance fails with MPQ4230 I2C DC/DC Converter when INCLUDE\_POWER\_MANAGEMENT\_CTRL = 1
- 3. PSF-86: VBUS drop observed during Voltage transitions when the sink load is higher
- 4. PSF-89: No activity seen on Port 2 when MPQ I2C DC/DC controller is used with PSF
- 5. PSF-90: Continuous PD re-negotiation when number of source PDOs is 7
- 6. PSF-91: Build failure when INCLUDE UPD PIO OVERRIDE SUPPORT is set to 0
- 7. PSF-88: u16PortIntMask and u16PortStatusChange of Status registers need to be implemented.

## 2.8.2 Bug Fixes

1. PSF-70: "Data" Configurable Parameter cannot be Configured to Other Options mentioned in the System DOS – Bits 8:6 of u32CfgData in PORT\_CFG\_STATUS structure holds the option to configure USB Data parameters.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	24 of 28	FRM-50381-001	1.08



- 2. PSF-71: PSF feedback for porting to 16-bit MCU Suggested type casts are taken care and a new Hook function is introduced for enable/disable of DC\_DC\_EN.
- 3. PSF-82: tVCONNSourceOn timer value exceeds the Max Limit given in USB PD Specification VCONN On and Off timer values are updated as per the PD Specification.
- 4. PSF-87: Handle Unexpected message when Sink capabilities message is received in wrong PE State Unexpected message handling is fixed by sending soft reset in case sink caps message is received in wrong PE state.

## 2.8.3 Features added

- Boot time Configuration parameters and Run time Status registers
- Support for MPQ4230 I2C DC/DC controller
- Power Balancing

#### 2.8.4 Notes

- Only 2 Port Source and Sink solution has been tested at 8MHz SPI clock speed.
- System level PD communication between PSF and UPD350 through I2C interface is untested.
- For Source Pro application, Ellisys compliance has been tested only in Port 1 with INCLUDE\_POWER\_MANAGEMENT\_CTRL = 0 and INCLUDE\_POWER\_BALANCING = 0 whereas for Source Lite application, 2 port Ellisys compliance has been tested.

## 2.9 Version 1.00

Release date	26-Feb-2020
Release Type	PD Source only feature complete release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V1.00

# 2.9.1 Not implemented / Limited functionality requirements

1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source

# 2.9.2 Bug Fixes

- 1. PSF-21: VBUS OCS Power fault handling not working Max Power Fault Count check is included for implicit contract also.
- 2. PSF-26: Build Fails When INCLUDE\_POWER\_FAULT\_HANDLING Macro is set to 0 Fixed the error thrown by the compiler.
- 3. PSF-43: TD.PD.SRC.E16 PDO Transition Test fails inconsistently in Port 1 Alone when Configured as Source There was a difference in actual voltage threshold values and those calculated by FW due to the improper float to int conversions handled in FW. This is fixed.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	25 of 28	FRM-50381-001	1.08



4. PSF-45: TDA 2.3.2.1 PDO Transition Test - Source, Provider or Provider/Consumer Test Fails on both Ports – The fix is same as that of PSF-43

## 2.9.3 Features added

NA

## 2.9.4 Notes

- This is PD Source only feature complete release with bug fixes reported in v0.95
- Only 2 Port Source and Sink solution has been tested at 8MHz SPI clock speed.
- System level PD communication between PSF and UPD350 through I2C interface is untested, whereas basic I2C read/writes are tested.

## 2.10 Version 0.95

Release date	09-Jan-2020
Release Type	Beta Release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF STACK V0.95

# 2.10.1 Not implemented / Limited functionality requirements

- 1. PSF-44: TDA 2.3.1.1 Source Dynamic Load Test, Provider or Provider/Consumer Test Fails when PUT is configured as Source
- 2. PSf-41: SPT.5 Over Current QuadraMAX Test Fails on Both Ports

# 2.10.2 Bug Fixes

- 1. PSF-21: VBUS OCS Power fault handling not working DC\_DC\_EN was toggled twice to reset the fault occurred. Since DC\_DC was set and reset immediately, DC-DC controller did not have enough time to reset itself. PIO Override drive was not reset after a Fault. Both the issues are fixed.
- 2. PSF-7: HiByte has potential error Fixed the warning generated by PC Lint
- 3. PSF-65: PD Source tests in Ellisys compliance fails when MchpPSF\_Run() is called for every 3ms This issue is fixed by setting PE\_PDCONNECTED\_STS\_MASK in ePE\_SRC\_NEGOTIATE\_CAPABILITY state.
- 4. PSF-61: Unable to charge HP-Laptop Possible Bug with VCONN SWAP response (Reject/Not Supported) For source only operation, INCLUDE\_VCONN\_SWAP\_SUPPORT should be defined as '1'. Same is updated in the PSF\_Config.h file description.
- 5. PSF-69: When INCLUDE\_UPD\_PIO\_OVERRIDE\_SUPPORT defined as 0, negotiation is not happening Undervoltage was detected by FW without considering whether under voltage power fault detection was enabled; Which caused undervoltage detection and follow up power shutdown. It is fixed now.

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	26 of 28	FRM-50381-001	1.08



## 2.10.3 Features added

NA

#### 2.10.4 Notes

- Only 2 Port Source and Sink solution has been tested at 8MHz SPI clock speed.
- System level PD communication between PSF and UPD350 through I2C interface is untested, whereas basic I2C read/writes are tested.

## 2.11 Version 0.92

Release date	12-Dec-2019
Release Type	Documentation Release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V0.92

# 2.11.1 Not implemented / Limited functionality requirements

Firmware Bug fixes are not made for this release. All the bugs observed with V0.91 release is applicable for V0.92 release too.

## 2.11.2 Bug Fixes

No Bug fixes made

#### 2.11.3 Features added

This release is made to mark the release of following documents

- PSF User Guide
- Getting Started with PSF
- Demo Read me

## 2.11.4 Notes

None.

## 2.12 Version 0.91

Release date	11-Nov-19
Release Type	Bug fix release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V0.91

# 2.12.1 Not implemented / Limited functionality requirements

1. PSF-7 - HiByte has potential error

## **2.12.2 Bug Fixes**

- 1. PSF-19 -FW has build issue when CONFIG\_PD\_PORT\_COUNT set to 1
- 2. PSF-21 VBUS OCS Power fault handling not working

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.	Page	Spec. No.	Rev.
© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	27 of 28	FRM-50381-001	1.08



- 3. PSF-26 Build Fails When INCLUDE\_POWER\_FAULT\_HANDLING Macro is set to 0
- 4. PSF-31 Build Fails When INCLUDE PDFU Macro is set to 1
- 5. PSF-32 Configuring CONFIG\_PORT\_n\_SINK\_USB\_COM macro Field is not Effective
- 6. PSF-33 Configuring CONFIG\_PORT\_n\_SINK\_UNCONSTRAINED\_PWR macro Field is not Effective
- 7. PSF-34 Build Fails When INCLUDE\_PD\_3\_0 Macro is set to 0

#### 2.12.3 Features added

NA

## 2.12.4 Notes

Following JIRA reported marked invalid after developing from developer's side:

- 1. PSF-22 -VCONN OCS handling not working
- 2. PSF 23 PD Negotiation Fails when PDOs are Configured more than 5 with certain values
- 3. PSF-25 The PUT is not Disabled Even After the Under Voltage Count Exceeds the Maximum Fault Count

## 2.13 Version 0.90

Release date	24-Oct-2019
Release Type	Initial Web release
Pre-requisites (if any)	PSF EVB Rev A
Source Tag	Tag: PSF_STACK_V0.91

# 2.13.1 Not implemented / Limited functionality requirements

- 1. PSF-7 HiByte has potential error
- 2. PSF-21 VBUS Power fault handling not working
- 3. PSF-22 VCONN OCS handling not working
- 4. PSF-23 PD Negotiation Fails when PDOs are Configured more than 5 with certain values
- 5. PSF-25 The PUT is not Disabled Even After the Under Voltage Count Exceeds the Maximum Fault Count

## 2.13.2 Bug Fixes

Not Applicable

#### 2.13.3 Features added

Initial revision of PSF for Source only operation.

## 2.13.4 Notes

Not Applicable

3THIS DOCUMENT IS UNCONTROLLED UNLESS OTHERWISE STAMPED. It is the user's responsibility to ensure this is the latest revision prior to using or referencing this document.		Page	Spec. No.	Rev.
I	© Microchip Technology Inc. CONFIDENTIAL AND PROPRIETARY	28 of 28	FRM-50381-001	1.08