
Lab 2 Qsys Tutorial


IPs in this lab

- Altera IPs
 - Avalon ALTPLL
 - UART (RS-232 Serial Port)


- Custom module
 - RSA Avalon-MM master interface module




IP configuration — Avalon ALTPLL




IP configuration — Avalon ALTPLL





IP configuration – UART (RS232)







Component Editor - new_component_hw.tcl			
File Templates			
Component Type Files Parameters Signals Interfaces			
About Component Type It depends on you			
Name:	new_component		
Display name:	new_component		
Version:	1.0		
Group:			-
Description:			
Created by:			
Icon:			
Documentation:	Title	URL	
	+ -		
Do Do: Add HDL files on the Files tab, or add signals on the Signals tab.			
		Help Prev Next Finish	







Check the interface & signal type are consistent with Avalon-MM master protocol









Signals here will be in the I/O list of the generated Qsys module






Idea of these connections:

DE2-115 clock (clk_in) is used by altpll to generate the clock (c0) for uart-rs232 & rsa module




Similarly, these connection means the reset signal from DE2-115 works as reset signal for altpll, uart-rs232, and rsa module.




Master-slave pair in this lab


Generate Qsys module



Generate Qsys module



Include generated Qsys module



Instantiate Qsys module

Reset Input

Clock Input

clock_sink

- Finally, remember to instantiate the generate Qsys module.
 - For the module I/O, refer to xxx.v in the same directory of xxx.qip

