



Verilog Simulation & Debugging Tools

數位電路實驗

Author: Trumen







Outline

- Environment Setup
- NC-Verilog
- nLint
- nWave
- Verdi







Environment Setup







Login to the Linux Server

- Many EDA tools are provided only for the Linux OS.
- So we have to use software like PuTTY/PieTTY/MobaXterm on our local computer to login to the linux server and use the EDA tools on it.









NTUEE Linux Servers

- IC Design Lab (TA:邱茂菱) http://cad.ee.ntu.edu.tw/
- Server list

IP	NAME	TYPE	CPU	CPU CLOCK	MEMORY	os
140.112.20.59	cad16	IBM X3400	Intel Xeon 64	2.4 GHz * 16	100 G	RHEL 5
140.112.20.60	cad17	IBM X3550	Intel Xeon 64	2.4 GHz * 16	20 G	RHEL 5
140.112.20.85	cad42	IBM X3500	Intel Xeon 64	2 GHz * 24	32 G	CentOS 5







X Window System

- X Window System (X11, X, and sometimes informally X-Windows) is a windowing system for bitmap displays, common on UNIX-like (ex: Linux) operating systems.
- Microsoft Windows is not shipped with support for X, but many third-party implementations exist, as free and open source software such as Cygwin/X, and proprietary products such as Xming.







Introduction to MobaXterm (1/2)

- MobaXterm is free software that can be installed onto your local Windows or Mac computer which provides a graphical user interface and a command line shell for the server.
- Official Website <u>http://mobaxterm.mobatek.net/</u>









Introduction to MobaXterm (2/2)

- MobaXterm provides useful features for developers:
 - Multitab terminal with embedded Unix commands (ls, cd, ...).
 - Embedded X11 server for easily exporting your Linux display.
 - Passwords management for SSH, SFTP, etc (on demand password saving).
 - •













Session Settings


 Click the Session button and specify which session you want. Usually this will be SSH.
 For that click SSH.

















Command Line Shell

- We can also use the command line shell to login to the server.
 - ssh bXXXXX@cad27.ee.ntu.edu.tw [-p YYYYY]
 - bXXXXX: your usesr name
 - YYYYY: port number
 - here -p 22 is redundant because 22 is the default port number.

[Trumen.Trumen-PC] ➤ ssh bXXXXX@cad27.ee.ntu.edu.tw bXXXXX@cad27.ee.ntu.edu.tw's password: ■









Upload Files (1/2)

Uploading files fom your local PC to the server.












Upload Files (2/2)

 Moving and copying files by using the dragand-drop.








Download Files (1/2)

Downloading files from the server to local PC.














Download Files (2/2)

 Moving and copying files by using the dragand-drop.







NC-Verilog







Introduction to NC-Verilog

- The Cadence® NC-Verilog® simulator is a Verilog digital logic simulator.
- We can use NC-Verilog to
 - Compiles the Verilog source files.
 - Elaborates the design and generates a simulation snapshot.
 - Simulates the snapshot.







Before Using NC-Verilog

Source the environment settings of CAD tools.

source ~cvsd/cvsd.cshrc

• If you try entering the command "ncverilog" but it turns out "command not found," it means there's something wrong with the "*.cshrc" file or the software license is out of date.







Running Verilog (1/2)

Run the Verilog simulation:

```
ncverilog testbench.v exp2.rsa.v +access+r
```

Another choice of running Verilog simulation:

```
ncverilog -f exp2_rsa.f +access+r
```

```
In exp2_rsa.f

testbench.v
exp2_rsa.v
~
```









Running Verilog (2/2)

 "+access+r" is added to enable waveform file dumping.

 *.fsdb has smaller file size than *.vcd. But \$fsdbDumpfile cannot work without sourcing verdi.cshrc.







Simulation Results

 Check the simulation result to see if the Verilog design is finished correctly.

```
ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
Loading snapshot worklib.testbench:v ........................ Done
*Novas* Loading libsscore ius102.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.04, Linux, 04/10/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
*Novas* : Create FSDB file 'exp2 rsa.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Congratulations! All data have been generated successfully!
                        -PASS-----
Simulation complete via $finish(1) at time 100046010 NS + 0
./testbench.v:177
                         $finish;
ncsim> exit
```







nLint







Introduction to nLint

- nLint is a comprehensive HDL design rule checker fully integrated with the Debussy debugging system (Developed by SpringSoft).
- We can use nLint to check the coding style of our design and if it is synthesizable.





Before Using nLint

Source the environment settings of CAD tools.

source ~cvsd/verdi.cshrc

 To avoid the warning *WARN* Failed to check out license. occurs when starting nLint, please type the following command:

setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'







Start nLint

Type the following command:

nLint -gui &

 The token "&" enable you to use the terminal while nLint is running in the background.













Specify the Design File












Start Checking

```
<nLint:nLintProject:1> exp2_rsa.v - /home/raid1_2/userd/f99021/exp2_rsa/...
    Edit Run Tools Violation Window
                                                                          Help
                B D R
                                     å 🖺
Files | Files | Design
                                       V/ This module is designed for calcu
                                        // We do the LSB-ME using Montgomery
                                        module exp2_rsa (
 🖪 🝰 Design
                                            clk.
     = exp2_rsa.v(0)
                                            reset.
                                            ready,
                                            we,
                                            oe.
                                            start.
                                            reg_sel,
                                            addr.
Output Violation
   source file "exp2_rsa.v"
 End of importing design. Memory used 36582392. Time used 21.
```















nWave







Introduction to nWave

- nWave is one of the best waveform (*.vcd or *.fsdb) viewer.
- We can debug easily by checking the waveform file dumped during simulation.










Before Using nWave

Source the environment settings of CAD tools.

source ~cvsd/verdi.cshrc

To avoid the Verdi warning window occurs,



please type the following command:

setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'







Start nWave

Type the following command:

nWave &

 Also, the token "&" enable you to use the terminal while Verdi is running in the background.












Open the FSDB File
























Choose Signals














Browse the Whole Waveform












Browse the Specified Interval























Search for Specified Signal























Change Sign Representation








Change Radix Representation


















Change Signal Position
























Signal Aliasing

























Reload the Waveform

 Remember to reload the waveform whenever finishing another Verilog simulation.











Verdi







Introduction to Verdi

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
 - 1. Comprehend complex and unfamiliar design behavior.
 - 2. Automate difficult and tedious debug processes.
 - 3. Unify diverse and complicated design environments.





Basic Function (1/2)

nTrace

- A source code viewer and analyzer that operates on the knowledge database (KDB) to display the design hierarchy and source code (Verilog, VHDL, SysmVerilog, SystemC, PSL, OVA, mixed) for selected design blocks.
- The main window of Verdi.







Basic Function (2/2)

nWave

 A state-of-the-art graphical waveform viewer and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.

nSchema

 A schematic viewer and analyzer that generates interactive debug-specific logic diagrams showing the structure of selected portions of a design.

These two tools can be opened through nTrace.








Before Using Verdi

Source the environment settings of CAD tools.

source ~cvsd/verdi.cshrc

To avoid the Verdi warning window occurs,



please type the following command:

setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'








Start Verdi

Type the following command:

verdi &

 Also, the token "&" enable you to use the terminal while Verdi is running in the background.












nTrace









































nSchema


```
<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)
File Exploration View Source Trace Tools Window
                                                                                 Help
                                                                   √ 🙀 🙀 Selected: 쫯
New Schematic
                                8 module testbench:
■ 🕰 testbench
   🔒 top (exp2_rsa)
                                11 //==== signal declaration =======
Analyzing...
 source file "testbench.v"
 source file "exp2_rsa.v"
Linking... 0 error(s), 0 warning(s)
Total O error(s), O warning(s)
```




























nWave


```
- 0
<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)
File Exploration View Source Trace Tools Window
                                                                                  Help
                                                                    √ 🙀 🙀 Selected: 쫯
New Waveform
                                 8 module testbench:
■ ₩ testbench
   🛜 top (exp2_rsa)
                                11 //==== signal declaration =======
Analyzing...
  source file "testbench.v"
  source file "exp2_rsa.v"
Linking... 0 error(s), 0 warning(s)
Total O error(s), O warning(s)
```










































Reference

- 1. "MobaXterm User Manual" by The Centre for eResearch, University of Auckand.
- "Cadence NC-Verilog Simulator Tutorial" by Cadence
- 3. "Quick Start: an nLint Tutorial" by NOVAS
- 4. "Introduction to Verdi" by Abel Hu
- 5. "Verdi³ datasheet" by Synopsys

