

# Verilog Simulation & Debugging Tools

---

數位電路實驗

Author: Trumen

# Outline

---

- Environment Setup
- NC-Verilog
- nLint
- nWave
- Verdi



# Environment Setup

---

# Login to the Linux Server

---

- Many EDA tools are provided only for the [Linux](#) OS.
- So we have to use software like PuTTY/PieTTY/[MobaXterm](#) on our local computer to login to the linux server and use the EDA tools on it.



# NTUEE Linux Servers

- IC Design Lab (TA:邱茂菱)  
<http://cad.ee.ntu.edu.tw/>
- Server list

IP	NAME	TYPE	CPU	CPU CLOCK	MEMORY	OS
140.112.20.59	cad16	IBM X3400	Intel Xeon 64	2.4 GHz * 16	100 G	RHEL 5
140.112.20.60	cad17	IBM X3550	Intel Xeon 64	2.4 GHz * 16	20 G	RHEL 5
...	...	...	...	...	...	...
140.112.20.85	cad42	IBM X3500	Intel Xeon 64	2 GHz * 24	32 G	CentOS 5

# X Window System

---

- X Window System ([X11](#), [X](#), and sometimes informally [X-Windows](#)) is a windowing system for bitmap displays, common on UNIX-like (ex: [Linux](#)) operating systems.
- Microsoft Windows is not shipped with support for X, but many third-party implementations exist, as free and open source software such as Cygwin/X, and proprietary products such as [Xming](#).



# Introduction to MobaXterm

## (1/2)

---

- MobaXterm is **free software** that can be installed onto your local Windows or Mac computer which provides a **graphical user interface** and a **command line shell** for the server.
- Official Website  
<http://mobaxterm.mobatek.net/>



# Introduction to MobaXterm

## (2/2)



---

- MobaXterm provides useful features for developers:
  - **Multitab terminal** with embedded Unix commands (ls, cd, ...).
  - Embedded **X11 server** for easily exporting your Linux display.
  - **Passwords management** for SSH, SFTP, etc (on demand password saving).
  - ...




# Session Settings

- Click the Session button and specify which session you want. Usually this will be **SSH**. For that click SSH.



# Session settings



## Basic SSH settings

Remote host \* cad27.ee.ntu.edu.tw

☒ Specify username bXXXXX

Port 22

## Advanced SSH settings

### Terminal settings

### Bookmark settings

☒ X11-Forwarding

☒ Compression

Remote environment Interactive shell

Execute command

☐ Do not exit after command ends

☒ Display SFTP browser

☐ Automatically follow current SSH folder path (experimental)

☐ Use private key

Extra option

☐ Enable Google 2-step authentication

☐ Connect through SSH gateway

Gateway SSH server

Port 22

User


☐ Use private key

3

OK

Cancel





# Command Line Shell

---


- We can also use the command line shell to login to the server.
  - `ssh bXXXXXX@cad27.ee.ntu.edu.tw [-p YYYYYY]`
    - bXXXXXX: your user name
    - YYYYYY: port number
      - here -p 22 is redundant because 22 is the default port number.

```
[Trumen.Trumen-PC] > ssh bXXXXXX@cad27.ee.ntu.edu.tw  
bXXXXXX@cad27.ee.ntu.edu.tw's password: █
```





# Upload Files (1/2)

- Uploading files from your local PC to the server.



# Upload Files (2/2)



- Moving and copying files by using the drag-and-drop.







# Download Files (1/2)

- Downloading files from the server to local PC.



# Download Files (2/2)

- Moving and copying files by using the drag-and-drop.





# NC-Verilog

---

# Introduction to NC-Verilog

---

- The Cadence® NC-Verilog® simulator is a Verilog digital logic simulator.
- We can use NC-Verilog to
  - Compiles the Verilog source files.
  - Elaborates the design and generates a simulation snapshot.
  - Simulates the snapshot.



# Before Using NC-Verilog

---

- Source the environment settings of CAD tools.

```
source ~cvsd/cvsd.cshrc
```

- If you try entering the command "**ncverilog**" but it turns out "**command not found**," it means there's something wrong with the "**\*.cshrc**" file or the software license is out of date.

# Running Verilog (1/2)

---

- Run the Verilog simulation:

```
ncverilog testbench.v exp2_rsa.v +access+r
```

- Another choice of running Verilog simulation:

```
ncverilog -f exp2_rsa.f +access+r
```

In exp2\_rsa.f

```
testbench.v  
exp2_rsa.v  
~  
~
```



# Running Verilog (2/2)

- "+access+r" is added to enable waveform file dumping.

In testbench.v, line 69~72

```
initial begin
    $fsdbDumpfile("exp2_rsa.fsdb");
    $fsdbDumpvars;
end
```

or

```
initial begin
    $dumpfile("exp2_rsa.vcd");
    $dumpvars;
end
```

- \*.fsdb has smaller file size than \*.vcd. But \$fsdbDumpfile cannot work without sourcing verdi.cshrc.

# Simulation Results

---

- Check the simulation result to see if the Verilog design is finished correctly.

```
ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
Loading snapshot worklib.testbench:v ..... Done
*Novas* Loading libsscore_ius102.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.04, Linux, 04/10/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
*Novas* : Create FSDB file 'exp2_rsa.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
-----
Congratulations! All data have been generated successfully!
-----PASS-----
Simulation complete via $finish(1) at time 100046010 NS + 0
./testbench.v:177      $finish;
ncsim> exit
```



# nLint

---

# Introduction to nLint

---

- **nLint** is a comprehensive HDL design rule checker fully integrated with the Debussy debugging system (Developed by SpringSoft).
- We can use nLint to check the **coding style** of our design and if it is **synthesizable**.



# Before Using nLint

---

- Source the environment settings of CAD tools.

```
source ~cvsd/verdi.cshrc
```

- To avoid the warning \*WARN\* Failed to check out license. occurs when starting nLint, please type the following command:


```
setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'
```

# Start nLint

- Type the following command:

```
nLint -gui &
```


- The token "&" enable you to use the terminal while nLint is running in the background.




Just ignore this warning.




# Specify the Design File








# Start Checking





Not all the warnings or errors are valuable.



# nWave

---

# Introduction to nWave

---

- **nWave** is one of the best waveform (\*.vcd or \*.fsdb) viewer.
- We can debug easily by checking the waveform file dumped during simulation.




# Before Using nWave

- Source the environment settings of CAD tools.

```
source ~cvsd/verdi.cshrc
```

- To avoid the Verdi warning window occurs,



please type the following command:


```
setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'
```

# Start nWave

- Type the following command:

**nWave &**


- Also, the token "&" enable you to use the terminal while Verdi is running in the background.




**Just ignore this warning.**




# Open the FSDB File







# Choose Signals



# Get Signals (on cad27)

Scope: /testbench/top

Find Signal: \*

testbench(testbench)  
1 top(exp2\_rsa)

Choose signals we are interested in.

2

V_i[256:0]	oe
a1[255:0]	oe_o
a2[255:0]	ready
a3[255:0]	ready_o
addr[4:0]	reg_sel[1:0]
addr_o[4:0]	reg_sel_o[1:0]
clk	reset
clk_o	reset_o
counter[7:0]	start
counter_MA[8:0]	start_o
data_i[7:0]	state[2:0]
data_i_o[7:0]	state_MA
data_o[7:0]	we

G1

Options...

ALL



busName


3 Apply

4 OK


Cancel




# Browse the Whole Waveform




# Browse the Specified Interval









# Search for Specified Signal









# Change Sign Representation






# Change Radix Representation









# Change Signal Position







# Signal Aliasing



Alias Editor (on cad27)

Alias Tables: 1    Slice Tables: 0    Condition Tables: 0

Alias

Slice

Conditional Alias/Slice

Alias Table: state

1

2

Alias

IDLE

INPUT

OUTPUT

PREMA

MA

Note that signal aliasing  
one correspondence so  
represented in the view  
represent what format y  
(e.g., binary, hexadeci

Reserved Pattern for &lt;value&gt;: Others

Append...

3 Save As...

Apply

6 OK

Cancel

Save Alias Tables to File (on cad27)

/home/raid1\_2/userd/f99021/exp2\_rsa/state.alias

4

/home/raid1\_2/userd/f99021/exp2\_rsa

- INCA\_libs
- VerdiLog
- dat
- nWaveLog
- verdiLog

- INCA\_libs
- VerdiLog
- dat
- nWaveLog
- verdiLog


Filter: \*.alias

5

OK


Cancel





# Reload the Waveform

- Remember to reload the waveform whenever finishing another Verilog simulation.





# Verdi

---

# Introduction to Verdi

---

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
  1. **Comprehend** complex and unfamiliar design behavior.
  2. **Automate** difficult and tedious debug processes.
  3. **Unify** diverse and complicated design environments.



# Basic Function (1/2)

---

- nTrace
  - A **source code viewer** and analyzer that operates on the knowledge database (**KDB**) to display the **design hierarchy** and **source code** (Verilog, VHDL, SysmVerilog, SystemC, PSL, OVA, mixed) for selected design blocks.
  - The **main window** of Verdi.

# Basic Function (2/2)

---

- nWave
  - A state-of-the-art **graphical waveform viewer** and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.
- nSchema
  - A **schematic viewer** and analyzer that generates interactive debug-specific logic diagrams showing the **structure** of selected portions of a design.

These two tools can be opened through nTrace.




# Before Using Verdi

- Source the environment settings of CAD tools.

```
source ~cvsd/verdi.cshrc
```

- To avoid the Verdi warning window occurs,



please type the following command:


```
setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'
```

# Start Verdi

- Type the following command:

```
verdi &
```


- Also, the token "&" enable you to use the terminal while Verdi is running in the background.



Just ignore this warning.



# nTrace



Import Design (on cad28)

From Library From File **1**

Language: Verilog-2001 **2**

Virtual Top:

Browse...

Default Directory: /home/raid1\_2/userd/f99021/exp2\_rsa

Browse...

/home/raid1\_2/userd/f99021/exp2\_rsa/exp2\_rsa.f

Filter: \*.v; \*.vc; \*.v

**4**

Add

/home/raid1\_2/userd/f99021/exp2\_rsa  
..  
INCA\_libs  
VerdiLog

INCA\_libs  
VerdiLog  
dat **3**

nWaveLog  
verdiLog  
exp2\_rsa.f

exp2\_rsa.v  
testbench.v

Design Files:

-f /home/raid1\_2/userd/f99021/exp2\_rsa/exp2\_rsa.f

Delete

Delete All

Options...

**5**

OK

Cancel



<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)

File Exploration View Source Trace Tools Window

Help

testbench  
top (exp2\_rsa)

1 (double-click)

Hierarchical  
Browser

```
8 module testbench:
9
10 //=====
11 //==== signal declaration =====
12 // -----
13 // ----- singals in top module -----
14 reg clk;
15 reg reset;
16 wire ready;
17 reg we;
18 reg oe;
19 reg start;
20 reg [1:0] reg_sel;
21 reg [4:0] addr;
22 reg [7:0] data_i;
23 wire [7:0] data_o;
24 wire clk_o;
25 wire reset_o;
```

Netlist Code  
Window

Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)

Message  
Window

<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) (on cad28)

File Exploration View Source<sup>1</sup> Trace Tools Window

Help



Show Calling:

```
module exp2_rsa (  
4   clk,  
5   reset,  
6   ready,  
7   we,  
8   oe,  
9   start,  
10  reg_sel,  
11  addr,  
12  data_i,  
13  data_o,  
14  // signals below are inputs of LA (for observation)  
15  clk_o,  
16  reset_o,  
17  ready_o,  
18  we_o,  
19  oe_o,  
20  start_o,  
)
```

double-click


```
Analyzing...  
  source file "testbench.v"  
  source file "exp2_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total   0 error(s),   0 warning(s)
```



<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)

File Exploration View Source Trace Tools Window

Help



Show Definition

testbench  
top (exp2\_rsa)

```
34 // ----- input data & output golden pattern -----
35 reg [255:0] dn_mem [0:1];
36 reg [255:0] c_mem [0:`TOTAL_DATA-1];
37 reg [255:0] m_mem [0:`TOTAL_DATA-1];
38 initial $readmemh("./dat/dn.dat", dn_mem);
39 initial $readmemh("./dat/c.dat", c_mem);
40 initial $readmemh("./dat/m.dat", m_mem);
41
42 // ----- variables & indices -----
43 integer i, j;
44
45 //==== module connection =====
46 exp2_rsa top(
47     .clk(clk),
48     .reset(reset),
49     .ready(ready),
50     .we(we),
```


1  
double-click

Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)

<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) (on cad28)

File Exploration View Source Trace Tools Window

Help



testbench

- top (exp2\_rsa)

Backward History 2\_rsa (

```
4    clk,  
5    reset,  
6    ready,  
7    we,  
8    oe,  
9    start,  
10   reg_sel,  
11   addr,  
12   data_i,  
13   data_o,  
14   // signals below are inputs of LA (for observation)  
15   clk_o,  
16   reset_o,  
17   ready_o,  
18   we_o,  
19   oe_o,  
20   start_o,
```


Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)



<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)

File Exploration View Source Trace Tools Window

Help



testbench  
top (exp2\_rsa)

Forward History

```
34 // ----- input data & output golden pattern -----
35 reg [255:0] dn_mem [0:1];
36 reg [255:0] c_mem [0:`TOTAL_DATA-1];
37 reg [255:0] m_mem [0:`TOTAL_DATA-1];
38 initial $readmemh("./dat/dn.dat", dn_mem);
39 initial $readmemh("./dat/c.dat", c_mem);
40 initial $readmemh("./dat/m.dat", m_mem);
41
42 // ----- variables & indices -----
43 integer i, j;
44
45 //==== module connection =====
46 exp2_rsa top(
47     .clk(clk),
48     .reset(reset),
49     .ready(ready),
50     .we(we),
```

Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)

<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) (on cad28)

File Exploration View Source Trace Tools Window

Help



```
3 mod Trace Load a (
4   clk,
5   reset,
6   ready,
7   we,
8   start,
9   reg_sel,
10  addr,
11  data_i,
12  data_o,
13  // signals below are inputs of LA (for observation)
14  clk_o,
15  reset_o,
16  ready_o,
17  we_o,
18  oe_o,
19  start_o,
20
```

Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)  
I



<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) (on cad28)

File Exploration View Source Trace Tools Window

Help

Selected: (1) oe

```
Show Previous Show Next;
107   reg [256:0] S;
108   reg [256:0] T;
109   reg [255:0] A;
110   reg [255:0] B;
111
112   //==== combinational part =====
113
114   // input of LA
115   assign clk_o = clk;
116   assign reset_o = reset;
117   assign ready_o = ready;
118   assign we_o = we;
119   assign oe_o = oe;
120   assign start_o = start;
121   assign reg_sel_o = reg_sel;
122   assign addr_o = addr;
123   assign data_i_o = data_i;
```

```
testbench :          1 load pass-through(s)
* $\langle$ L> exp2_rsa.v(119): assign oe_o = oe;
* $\langle$ L> exp2_rsa.v(153): else if(oe==1'd1)    next_state = S_OUTPUT;
* $\langle$ L> exp2_rsa.v(168): if(oe==1'd1) next_state = S_OUTPUT;
* $\langle$ L> exp2_rsa.v(175): else if(oe==1'd0) next_state = S_IDLE;
*testbench.top :      4 load(s)
*Total :              4 load(s),      1 load pass-through(s)
```

<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) (on cad28)

File Exploration View Source Trace Tools **Window** Help

Selected: (1) oe

```
3 Trace Driver sa (
4   clk,
5   reset,
6   ready,
7   we,
8   oe, 1
9   start,
10  reg_sel,
11  addr,
12  data_i,
13  data_o,
14  // signals below are inputs of LA (for observation)
15  clk_o,
16  reset_o,
17  ready_o,
18  we_o,
19  oe_o,
20  start_o,
```



<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)

File Exploration View Source Trace Tools Window


Help

Selected: (1) oe

```
81      #0; // t = 0
82      clk    = 1'b1;
83      reset   = 1'b0;
84      we      = 1'b0;
85      oe      = 1'b0;
86      start   = 1'b0;
87      reg_sel = 2'd0;
88      addr    = 4'd0;
89      data_i  = 8'd0;
90
91      #(`CYCLE) reset = 1'b1; // t = 1
92      #(`CYCLE) reset = 1'b0; // t = 2
93
94      #(`CYCLE*0.01);
95      // a3 & a2
96      i = 0;
97      while(i<64) begin
98          #(`CYCLE);
```


```
< 3> testbench.top.oe /* results of trace driver */
* <D> testbench.v(85): oe      = 1'b0;
* <D> testbench.v(152): oe = 1'b1;
* <D> testbench.v(168): oe = 1'b0;
*testbench :          3 driver(s)
*Total   :          3 driver(s)
```

# nSchema














<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) (on cad28)

File Exploration View Source Trace Tools Window

Help

testbench

top (exp2\_rsa)

```
3 module exp2_rsa (  
4   clk,  
5   reset  
6   ready  
7   we,  
8   oe,  
9   start  
10  reg_s  
11  addr,  
12  data_  
13  data_  
14  // si  
15  clk_c  
16  reset  
17  ready  
18  we_o,  
19  oe_o,  
20  start
```

1 (right-click)

2

Set as Active Scope

Drag Ctrl+c

Drop Ctrl+v

Copy Signal's Full Path Ctrl+h

Show Calling

Show Definition

Trace Driver

Trace Load

Trace Connectivity

Active Trace Ctrl+t

Browse Structure Signal..

Watch Expressions..

Specify Array Index..

Assertion Analyzer..

Follow Signal

Signal

Show Parameter Definition

Add Signal(s) to Waveform Ctrl+w

Interface Browser..

Analysing...


source file "testbench.v"


source file "exp2\_rsa.v"

Linking... 0 error(s), 0 warning(s)

Total 0 error(s), 0 warning(s)












# nWave










<Novas:nWave:3> /home/raid1\_2/userd/f99021/exp2\_rsa/exp2\_rsa.fsd (on cad28)

File Exploration Signal View Waveform Analog Tools Window

Help

0 0 0 100% By: x 1ps





<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) - /home/.../exp2\_rsa/exp2\_rsa.fsd (on cad28)

File Exploration View Source Trace Tools Window

Help


Selected: (10) clk reset ready we oe sta

testbench  
top (exp2\_rsa)


```
3 module exp2_rsa (  
4     clk,  
5     reset,  
6     ready,  
7     we,  
8     oe,  
9     start,  
10    reg_sel,  
11    addr,  
12    data_i,  
13    data_o,  
14    // signals below are inputs of LA (for observation)  
15    clk_o,  
16    reset_o,  
17    ready_o,  
18    we_o,  
19    oe_o,  
20    start_o,
```

1  
Ctrl + C

Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)







<Novas:nTraceMain:1> testbench testbench (testbench.v) - /home/.../exp2\_rsa/exp2\_rsa.fsdb (on cad28)

File Exploration View **Source** Trace Tools Window Help



testbench  
top (exp2\_rsa)

Find Scope... S  
Find Signal/Instance/Instport... A  
Find String... /

Go To  
Show

Edit Source File

Parameter Annotation

2 Active Annotation x

Function Annotation v

Leading Zeros

Expand Macro m

Expand Implicit Port

Set/Unset Bookmark Ctrl+F2

Previous Bookmark Shift+F2

Next Bookmark F2

Manage Bookmarks

Recent Files

Analyzing...  
source file "testbench.v"  
source file "exp2\_rsa.v"  
Linking... 0 error(s), 0 warning(s)  
Total 0 error(s), 0 warning(s)

Selected: E

ration =====  
gals in top module -----

sel;  
;  
\_i;  
\_o;



<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) - /home/.../exp2\_rsa/exp2\_rsa.fsd (on cad28)

File Exploration View Source Trace Tools Window

Help

By: 50,023,500,000 x 1ps

testbench

top (exp2\_rsa)

```
3 module exp2_rsa (  
4     clk,  
5     reset,  
6     ready,  
7     we,  
8     oe,  
9     start,  
10    reg_sel,  
11    addr, 1
```

<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) - /home/.../exp2\_rsa/exp2\_rsa.fsd (on cad28)

File Exploration View Source Trace Tools Window

Help

Selected: (1) addr[4:0]

By: 50,023,500,000 x 1ps

Search Backward Search Forward

testbench  
top (exp2\_rsa)

```
3 module exp2_rsa (  
4     clk,  
5     reset,  
6     ready,  
7     we,  
8     oe,  
9     start,  
10    reg_sel,  
11    addr
```



<Novas:nTraceMain:1> testbench.top exp2\_rsa (exp2\_rsa.v) - /home/.../exp2\_rsa/exp2\_rsa.fsd (on cad28)

File Exploration View Source Trace Tools Window


Help

Selected: (1) addr[4:0]

By: 50,024,010,000 x 1ps

testbench  
top (exp2\_rsa)

```
3 module exp2_rsa (  
4     clk,  
5     reset,  
6     ready,  
7     we,  
8     oe,  
9     start,  
10    reg_sel,  
11    addr  
12    1->2
```





# The End.

---

Any question?

# Reference

---

1. "MobaXterm User Manual" by The Centre for eResearch, University of Auckland.
2. "Cadence NC-Verilog Simulator Tutorial" by Cadence
3. "Quick Start: an nLint Tutorial" by NOVAS
4. "Introduction to Verdi" by Abel Hu
5. "Verdi<sup>3</sup> datasheet" by Synopsys