

ALL PROGRAMMABLE.

Hardware Description Language - Verilog

Sequential Circuits

Outline

❖ Review

- ❖ Module Instantiation
- ❖ Ports Connection
- ❖ Number Representation
- ❖ Assignments
- ❖ Operators

❖ Sequential Circuit

- ❖ Introduction
- ❖ Counter

❖ Sequential Verilog Syntax

- ❖ Procedural Assignment
- ❖ Non-blocking
- ❖ Example





REVIEW



Module Declaration

- ❖ Encapsulate structural and functional details in a module

module <Module Name> (<PortName List>);

// Structural part

<List of Ports>

<Lists of Nets and Registers>

<SubModule List> <SubModule Connections>

// Behavior part

<Timing Control Statements>

<Parameter/Value Assignments>

<Stimuli>

<System Task>

endmodule

```
module adder(out,in1,in2);  
    output    out;  
    input     in1,in2    ;  
  
    assign    out=in1 + in2;  
endmodule
```

- ❖ Encapsulation makes the model available for instantiation in other modules



Ports Declaration

❖ Two port types

❖ Input port

➤ input a;

❖ Output port

➤ output b;


❖ Two net types

❖ wire (can be used for module connection)

➤ wire c;

❖ reg

➤ reg d;



```
module FA_co( co, a, b, ci);  
    output co;  
    input a, b, ci;  
    wire ab, bc, ac;  
  
    and g0 ( ab, a, b );  
    and g1 ( bc, b, ci );  
    and g2 ( ac, ci, a );  
    or  g3 ( co, ab, bc, ac );  
endmodule
```



Module Instantiation

- ❖ A module provides a template from which you can create actual objects.
- ❖ When a module is invoked, Verilog creates a unique object from the template.
- ❖ Each object has its own name, variables, parameters and I/O interface.


```
module adder_tree (out0,out1,in1,in2,in3,in4);  
    output    out0,out1;  
    input     in1,in2,in3,in4;  
  
    adder     add_0 (out0,in1,in2);  
    adder     add_1 (out1,in3,in4);  
endmodule
```

instance name IO interface



Ports Connection


```
module adder (out,in1,in2);  
    output out;  
    input  in1 , in2;  
  
    assign out = in1 + in2;  
endmodule
```



- Connect module ports by **name (Recommended!!!!)**
 - Usage: .PortName (NetName)
 - adder adder_0 (.out(C) , .in1(A) , .in2(B));
- Connect module ports by order list
 - adder adder_1 (C , A , B); // C = A + B
- Not fully connected
 - adder adder_2 (.out(C) , .in1(A) , .in2());



Case Study: 1-bit Full Adder (1/4)




| Ci | A | B | Co | S |
|----|---|---|----|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |



Case Study: 1-bit Full Adder (2/4)

❖ $co = (a \cdot b) + (b \cdot ci) + (ci \cdot a);$

Be careful the gate name is different from lib.v in Lab2. Your gate name should be based on lib.v !!!!




```
30
31 module FA_co ( co, a, b, ci );
32
33     input      a, b, ci;
34     output     co;
35     wire       ab, bc, ca;
36
37     and g0( ab, a, b );
38     and g1( bc, b, c );
39     and g2( ca, c, a );
40     or  g3( co, ab, bc, ca );
41 Instance name IO interface
42 endmodule
43
```



Case Study: 1-bit Full Adder (3/4)

❖ $\text{sum} = a \oplus b \oplus ci$

Be careful the gate name is different from lib.v in Lab2. Your gate name should be based on lib.v !!!!



```
44 module FA_sum ( sum, a, b, ci );  
45  
46     input  a, b, ci;  
47     output sum, co;  
48  
49     xor g1( sum, a, b, ci );  
50 instance name IO interface  
51 endmodule  
52
```




Case Study: 1-bit Full Adder (4/4)

❖ Full Adder Connection

- ❖ Instance *ins_c* from FA_co
- ❖ Instance *ins_s* from FA_sum

```
20
21 module FA_gatelevel( sum, co, a, b, ci );
22
23     input    a, b, ci;
24     output   sum, co;
25
26     FA_co    ins_c( co, a, b, ci );
27     FA_sum    ins_s( sum, a, b, ci );
28     instance name      IO interface
29 endmodule
30
```





Number Representation

- ❖ Format: <size>'<base_format><number>
 - ❖ <size> - decimal specification of number of bits
 - ❖ <base format> - ' followed by arithmetic base of number
 - ❖ <number> - value given in base of <base_format>
- ❖ Examples:
 - ❖ 6'b010_111 gives 010111
 - ❖ 8'b0110 gives 00000110
 - ❖ 4'bx01 gives xx01
 - ❖ 16'H3AB gives 0000_0011_1010_1011
 - ❖ 24 gives 0...0011000
 - ❖ 5'O34 gives 11_100
 - ❖ 16'Hx gives xxxxxxxxxxxxxxxxx
 - ❖ 8'hz gives zzzzzzzz



Values Assignment

- ❖ Assignment: Drive value onto nets and registers
- ❖ There are two basic forms of assignment
 - ❖ **continuous assignment**, which assigns values to *wire* type
 - ❖ **procedural assignment**, which assigns values to *reg* type
- ❖ Basic form

| Assignments | Left Hand Side | Example |
|------------------------------|----------------|--------------------------------|
| Continuous Assignment | wire | wire a; assign a = 1'b1; |
| Procedural Assignment | reg | reg a; always@(*) a = 1'b1; |

P.S. Left hand side (LHS) = Right hand side (RHS)



Operators

| Operator | Sign | Example |
|--------------------------------|-----------------------|------------------------------------|
| Concatenation and replications | {,} | {{8{byte[7]},byte}, {a[1:0],b[0]}} |
| Negation | !, ~ | !2'01 //0 , ~2'b01 // 10 |
| Bitwise | ~, &, , ^ | 2'b01 2'b11 // 2'b11 |
| Arithmetic | +, -, *, /, % | 3%2 //1 |
| Shift | >>, << | 3'b011 >> 2 // 3'b000 |
| Relational | <, <=, >, >= | |
| Equality | ==, != | |
| Conditional | ? : | assign out = sel ? 1'b1 : 1'b0 |




SEQUENTIAL CIRCUIT




Introduction

❖ Combinational Circuits (without memory)





❖ Sequential Circuit (with memory)





Edge-triggered D Flip-Flop

{ Positive (Rising edge) trigger
 Negative (Falling edge) trigger
 → to align with clock edges



| D | Q | Q ⁺ |
|---|---|----------------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

$$Q^+ = D$$






Figure 11-18 Timing for D Flip-Flop (*Falling-Edge Trigger*)




4-bit D Flip-Flop Registers



(a) Using gated clock



(b) With clock enable




(c) Symbol



Binary Counters using D F/F (1/2)

| Present State | | | Next State | | | Flip-Flop Inputs | | |
|---------------|---|---|----------------|----------------|----------------|------------------|----------------|----------------|
| C | B | A | C ⁺ | B ⁺ | A ⁺ | D _C | D _B | D _A |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

State Table

*As Function of (A,B,C)!*



Binary Counters using D F/F (2/2)

❖ K-map

| $C \backslash BA$ | 0 | 1 |
|-------------------|---|---|
| 00 | 0 | 1 |
| 01 | 0 | 1 |
| 11 | 1 | 0 |
| 10 | 0 | 1 |

D_C

$$D_C = AB \oplus C$$

| $C \backslash BA$ | 0 | 1 |
|-------------------|---|---|
| 00 | 0 | 0 |
| 01 | 1 | 1 |
| 11 | 0 | 0 |
| 10 | 1 | 1 |

D_B


$$D_B = A \oplus B$$

| $C \backslash BA$ | 0 | 1 |
|-------------------|---|---|
| 00 | 1 | 1 |
| 01 | 0 | 0 |
| 11 | 0 | 0 |
| 10 | 1 | 1 |

D_A

$$D_A = A'$$

❖ Circuit Implement





SEQUENTIAL VERILOG SYNTAX



Procedural Assignment

❖ Procedure blocks

❖ `always` block

❖ Only `reg` type can be LHS in procedure blocks

❖ It's syntax. Not relevant to whether it's a flip-flop or a metal wire!

❖ RHS is not restricted.

❖ Variable is updated by *procedural assignment*

❖ For combinational circuit

- Pure logic circuit
- Use blocking assignment (=)
- Use always @ (*)

❖ For sequential circuit

- D-FF circuit
- Use non-blocking assignment (<=)
- Edge trigger of clock or reset signal

```
//===== Sequential =====  
always@(posedge clk or posedge rst) begin  
    if(rst)  
        cnt <= 0;  
    else  
        cnt <= nxt_cnt;  
end
```



Blocking or Non-Blocking?

❖ Blocking assignment (=) **Combinational !!!!!**

❖ Evaluation and assignment are immediate

```
always @ (a or b or c)
```

```
begin
```

```
  x = a | b;
```

1. Evaluate $a | b$, assign result to x

```
  y = a ^ b ^ c;
```

2. Evaluate $a^b c$, assign result to y

```
  z = b & ~c;
```

3. Evaluate $b \& (\sim c)$, assign result to z

```
end
```

❖ Nonblocking assignment (<=) **Sequential !!!!!**

❖ All assignment deferred until all right-hand sides have been evaluated (end of the virtual timestamp)

```
always @ (posedge clk)
```

```
begin
```

```
  x <= a | b;
```

1. Evaluate $a | b$ but defer assignment of x

```
  y <= a ^ b ^ c;
```

2. Evaluate $a^b c$ but defer assignment of y

```
  z <= b & ~c;
```


3. Evaluate $b \& (\sim c)$ but defer assignment of z

```
end
```

4. Assign x , y , and z with their new values



3-bits Counter – Gate Level





4-bits Counter – RTL Level

```
//===== Reg/Wire Declaration =====
```

```
reg [3:0] cnt, nxt_cnt;
```

```
//===== Combinational =====
```

```
always@(*) begin
```

```
    if(state == STATE_CNT) begin
```

```
        nxt_cnt = cnt + 1;
```

```
    end
```

```
    else begin
```

```
        nxt_cnt = 0;
```

```
    end
```

```
end
```

```
//===== Sequential =====
```

```
always@(posedge clk or posedge rst) begin
```


```
    if(rst)
```

```
        cnt <= 0;
```

```
    else
```

```
        cnt <= nxt_cnt;
```

```
end
```





```

1  /*=====
2  Author: Yu Chuan, Chuang
3  Module: Counter
4  Description:
5  When getting start_i signal, counter starts
6  to count from 0 to 15.
7  =====*/
8  module counter (
9      input        clk,
10     input        rst,
11     input        start_i,
12     output [3:0] count_o
13 );
14
15 //===== Parameter =====
16     localparam STATE_IDLE = 1'b0;
17     localparam STATE_CNT  = 1'b1;
18
19 //===== Reg/Wire Declaration =====
20     reg          state, nxt_state;
21     reg [3:0]    cnt, nxt_cnt;
22
23 //===== Finite State Machine =====
24     always@(posedge clk or posedge rst) begin
25         if(rst)
26             state <= STATE_IDLE;
27         else
28             state <= nxt_state;
29     end
30
31     always@(*) begin
32         case(state)
33             STATE_IDLE: begin
34                 if(start_i)
35                     nxt_state = STATE_CNT;
36
37             else
38                 nxt_state = STATE_IDLE;
39             end
40             STATE_CNT: begin
41                 if(cnt == 4'd15)
42                     nxt_state = STATE_IDLE;
43                 else
44                     nxt_state = STATE_CNT;
45             end
46         endcase
47     end
48
49 //===== Combinational =====
50     assign count_o = cnt;
51
52     always@(*) begin
53         if(state == STATE_CNT) begin
54             nxt_cnt = cnt + 1;
55         end
56         else begin
57             nxt_cnt = 0;
58         end
59     end
60
61 //===== Sequential =====
62     always@(posedge clk or posedge rst) begin
63         if(rst)
64             cnt <= 0;
65         else
66             cnt <= nxt_cnt;
67         end
68     end
69 endmodule

```

Header/Comment

Module instantiation

Input/output declaration

Parameter

Reg/Wire

FSM

Procedure Block

If statement

case statement

Combinational

Continuous Assignment

Sensitivity list

Operator

Procedure Assignment

Sequential



Thanks! Feel free to ask me any questions!

