## **Branches**

Conditional control transfers

### Four basic conditions:

N -- negative V -- overflow C -- carry

#### Sixteen combinations of the basic four conditions:

Always
 Never
 Not Equal
 Unconditional Never Branch
 Never Branch
 BNZ: Branch Not Zero

4. Equal Z BZ: Branch Zero

5. Greater ~[Z + (N ⊕ V)]
 6. Less or Equal Z + (N ⊕ V)
 7. Greater or Equal ~(N ⊕ V)
 8. Less N ⊕ V

9. Greater Unsigned  $\sim (C + Z)$ 

10. Less or Equal Unsigned C+Z

11. Carry Clear ~C BNC: Branch Not Carry

12. Carry Set C BC: Branch Carry 13. Positive ~N BP: Branch Plus

14. Negative N BM: Branch Minus

15. Overflow Clear ~V BNV: Branch Not Overflow

16. Overflow Set V BV: Branch Overflow

1. Always

2. Never

3. Not Equal

4. Equal

5. Greater

6. Less or Equal

7. Greater or Equal

8. Less

9. Greater Unsigned

10. Less or Equal Unsigned

11. Carry Clear

12. Carry Set

13. Positive

14. Negative

15. Overflow Clear

16. Overflow Set

**Unconditional** 

~[Z + (N ⊕ V)]

 $Z + (N \oplus V)$ 

~(N ⊕ V)

 $\sim$ (C + Z)

N 
W

C + Z

~N

N

V

~V

**NOP** 

~Z

Ζ

BG: Branch Greater

BLE: Branch LT or EQ

BGE: Branch GR or EQ

BL: Branch Less Than

(for signed numbers)

<ol> <li>Always</li> <li>Never</li> <li>Not Equal</li> <li>Equal</li> </ol>	Unconditional NOP ~Z Z	<pre>(check for unsigned numbers,   after executing (A - B)) BNE: Branch Not Equal BE: Branch Equal</pre>
<ul><li>5. Greater</li><li>6. Less or Equal</li><li>7. Greater or Equal</li><li>8. Less</li><li>9. Greater Unsigned</li><li>10. Less or Equal Unsigned</li></ul>	~[Z + (N ⊕ V)] Z + (N ⊕ V) ~(N ⊕ V) N ⊕ V ~(C + Z) C + Z	BH: Branch Higher Than (C=0) BLE: Branch LT or EQ
11. Carry Clear 12. Carry Set 13. Positive 14. Negative 15. Overflow Clear 16. Overflow Set	~C C ~N N ~V V	BHE: Branch HT or EQ BL: Branch Less Than (Borrow bit C=1)

Lec 3 ISA.3

## **Motivation for Booth's Algorithm**

• Example 2 x 6 = 0010 x 0110:

```
0010
x 0110
+ 0000 shift (0 in multiplier)
+ 0010 add (1 in multiplier)
+ 0010 add (1 in multiplier)
+ 0000 shift (0 in multiplier)
00001100
```

ALU with add or subtract gets same result in more than one way:

```
6 = -2 + 8, or 0110 = -00010 + 01000 (= 11110 + 01000)
```

 Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one. For example

```
0010

x 0110

0000 shift (0 in multiplier)

- 0010 sub (first 1 in multiplier)

shift (middle of string of 1s)

+ 0010 add (prior step had last 1)

00001100
```

# **Booth's Algorithm Insight**

end of run

O

1 1 1 0

beginning of run

<b>Current Bit</b>	Bit to the Right	Explanation	Example
1	0	Beginning of a run of 1s	000111 <u>10</u> 00
1	1	Middle of a run of 1s	00011 <u>11</u> 000
0	1	End of a run of 1s	00 <u>01</u> 111000
0	0	Middle of a run of 0s	0 <u>00</u> 1111000

Originally for Speed since shift faster than add for his machine

## **Booth's Algorithm**

- 1. Depending on the current and previous bits, do one of the following:
  - 00: a. Middle of a string of 0s, so no arithmetic operations.
  - 01: b. End of a string of 1s, so add the multiplicand to the left half of the product.
  - 10: c. Beginning of a string of 1s, so **subtract** the multiplicand from the left half of the product.
  - 11: d. Middle of a string of 1s, so no arithmetic operation.
- 2. As in the previous algorithm, shift the Product register right (arith) 1 bit.

Multiplicand Product (2 x 3) Multiplicand Product (2 x -3) 0010 0000 0011 0 0010 0000 1101 0

# Booths Example (2 x -3)

Operation	Multiplicand	Product	next?
0. initial value	0010 1110	0000 1101 0 + 1110	10 -> sub
ia. F=F-III	1110	1110 1101 0	shift P (sign ext)
1b.	0010	1111 0 <mark>110 1</mark> + 0010	01 -> add
2a.		0001 0110 1	shift P
2b.	0010	0000 10 <mark>11 0</mark> + 1110	10 -> sub
3a.	0010	1110 10 <mark>11 0</mark>	shift
3b.	0010	1111 010 <mark>1 1</mark>	11 -> nop
4a		1111 010 <mark>1 1</mark>	shift
4b.	0010	1111 1010 <b>1</b>	done

### **Extra Bits**

"Floating Point numbers are like piles of sand; every time you move one you lose a little sand, but you pick up a little dirt."

How many extra bits?

IEEE: As if computed the result exactly and rounded.

Addition:

1.xxxxx	1.xxxxx	1.xxxxx
+ <u>1.xxxxx</u>	0.001xxxxx	0.01xxxxx
1x.xxxxy	1.xxxxxyyy	1x.xxxxyyy
post-normalization	pre-normalization	pre and post

- Guard Digits: digits to the right of the first p digits of significand to guard against loss of digits —can later be shifted left into first P places during normalization.
  - Addition: carry-out shifted in
  - Subtraction: borrow digit and guard
  - Multiplication: carry and guard, division requires guard

## **Rounding Digits**

 Normalized result, but some non-zero digits to the right of the significand --> the number should be rounded

- One round digit must be carried to the right of the guard digit so that after a normalizing left shift, the result can be rounded, according to the value of the round digit
- IEEE Standard:

four rounding modes: round to nearest (default)
round towards plus infinity
round towards minus infinity
round towards 0

#### round to nearest:

round digit < B/2 then truncate
> B/2 then round up (add 1 to ULP)
= B/2 then round to nearest even digit

it can be shown that this strategy minimizes the mean error introduced by rounding

## **Sticky Bit**

Additional bit to the right of the round digit to better fine tune rounding

### Rounding Summary:

Radix 2 minimizes wobble in precision


Normal operations in +, -, \*, / require one carry/borrow bit + one guard digit

One round digit needed for correct rounding


Sticky bit needed when round digit is B/2 for max accuracy

Rounding to nearest has mean error = 0 if uniform distribution of digits are assumed

## **Denormalized Numbers**



- The gap between 0 and the next representable number is much larger than the gaps between nearby representable numbers.
- IEEE standard uses denormalized numbers to fill in the gap, making the distances between numbers near 0 more alike (Gradual underflow).



same spacing, half as many values!

NOTE: PDP-11, VAX cannot represent subnormal numbers. These machines underflow to zero instead (Flush to zero).

# **Infinity and NaNs**

 Result of operation overflows, i.e., is larger than the largest number that can be represented

overflow is not the same as divide by zero (raises a different exception)

 It may make sense to do further computations with infinity e.g., X/0 > Y may be a valid comparison

Not a number, but not infinity (e.q. sqrt(-4))
 invalid operation exception (unless operation is = or ≠)

HW decides what goes here

NaNs propagate: f(NaN) = NaN

# **Exceptions**

### **Invalid operation:**

```
result of operation is a NaN (except = or \neq ) inf. +/- inf.; 0 * inf; 0/0; inf./inf.; x remainder y where y = 0; sqrt(x) where x < 0, x = +/- inf.
```

#### **Overflow:**

result of operation is larger than largest representable # flushed to +/- inf. if overflow exception is not enabled

### Divide by 0:

```
x/0 where x = 0, +/- inf.; flushed to +/- inf. if divide by zero exception not enabled
```

#### **Underflow:**

subnormal result OR non-zero result underflows to 0

#### Inexact:

rounded result not the actual result (rounding error  $\neq$  0)

 IEEE Standard --> specifies defaults and allows traps to permit user to handle the exception

contrast with the more usual result of aborting the computation altogether!