



Hardware Description Language - Verilog

Sequential Circuits

ALL PROGRAMMABLE




Outline

- Review
 - Module Instantiation
 - Ports Connection
 - Number Representation
 - Assignments
 - Operators
- Sequential Circuit
 - Introduction
 - Counter
- Sequential Verilog Syntax
 - Procedural Assignment
 - Non-blocking
 - Example









Module Declaration

Encapsulate structural and functional details in a module

```
module <Module Name> (<PortName List>);
// Structural part
    <List of Ports>
                                                   module adder(out,in1,in2);
    <Lists of Nets and Registers>
                                                        output
                                                                 out:
    <SubModule List> <SubModule Connections>
                                                        input
                                                                 in1,in2
// Behavior part
                                                        assign
                                                                 out=in1 + in2:
    <Timing Control Statements>
                                                   endmodule
              <Parameter/Value Assignments>
    <Stimuli>
    <System Task>
endmodule
```

Encapsulation makes the model available for instantiation in other modules



Ports Declaration

- Two port types
 - Input port
 - input a;
 - Output port
 - output b;

- Two net types
 - wire (can be used for module connection)
 - > wire c;
 - reg
 - > reg d;

```
module FA_co( co, a, b, ci);
    output co;
    input a, b, ci;
    wire ab, bc, ac;

and g0 ( ab, a, b );
    and g1 ( bc, b, ci );
    and g2 ( ac, ci, a );
    or g3 ( co, ab, bc, ac );
endmodule
```



Module Instantiation

- A module provides a template from which you can create actual objects.
- When a module is invoked, Verilog creates a unique object from the template.
- Each object has its own name, variables, parameters and I/O interface.

```
module adder_tree (out0,out1,in1,in2,in3,in4);
   output out0,out1;
   input in1,in2,in3,in4;

   adder add_0 (out0,in1,in2);
   adder add_1 (out1,in3,in4)
endmodule
```


instance name IO interface



Ports Connection

```
module adder (out,in1,in2);
  output out;
  input in1 , in2;

assign out = in1 + in2;
endmodule
```




- Connect module ports by name (Recommended!!!!!)
 - Usage: .PortName (NetName)
 - adder adder 0 (.out(C) , .in1(A) , .in2(B));
- Connect module ports by order list

Not fully connected

```
- adder adder 2 ( .out(C) , .in1(A) , .in2() );
```



Case Study: 1-bit Full Adder (1/4)




Ci	Α	В	Co	S	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	



Case Study: 1-bit Full Adder (2/4)

$$\diamond$$
 co = (a \cdot b) + (b \cdot ci) + (ci \cdot a);

Be careful the gate name is different from lib.v in Lab2. Your gate name should be based on lib.v!!!!




```
30
31 module FA_co (co, a, b, ci);
32
33 input a, b, ci;
34 output co;
35 wire ab, bc, ca;
36
37 and g0(ab, a, b);
38 and g1(bc, b, c);
39 and g2(ca, c, a);
40 or g3(co, ab, bc, ca);
41nstance name IO interface
42 endmodule
43
```



Case Study: 1-bit Full Adder (3/4)

sum = a ⊕ b ⊕ ci

Be careful the gate name is different from lib.v in Lab2. Your gate name should be based on lib.v !!!!




```
44 module MA_sum (sum, a, b, ci);
45
46 input a, b, ci;
47 output sum, co;
48
49 xor g1(sum, a, b, ci);
50 stance name IO interface
51 endmodule
52
```



Case Study: 1-bit Full Adder (4/4)

- Full Adder Connection
 - ❖ Instance ins_c from FA_co
 - Instance ins_s from FA_sum

```
20
21 module FA gatelevel ( sum, co, a, b, ci);
22
23
    input
            a, b, ci;
    output sum, co;
25
26
    FA co ins c(co, a, b, ci);
            ins s( sum, a, b, ci );
27
    FA sum
28
    instance name IO interface
29 endmodule
30
```





Number Representation

- Format: <size>'<base_format><number>
 - <size> decimal specification of number of bits
 - <base format> ' followed by arithmetic base of number
 - <number> value given in base of <base_format>

Examples:

6'b010_111 gives 010111

* 8'b0110 gives 00000110

❖ 4′bx01 gives xx01

4 16'H3AB gives 0000_0011_1010_1011

❖ 24 gives 0...0011000

❖ 5′O34 gives 11_100

❖ 8'hz gives zzzzzzzz



Values Assignment

- Assignment: Drive value onto nets and registers
- There are two basic forms of assignment
 - continuous assignment, which assigns values to wire type
 - procedural assignment, which assigns values to reg type
- Basic form

Assignments	Left Hand Side	Example
Continuous Assignment	wire	wire a; assign a = 1'b1;
Procedural Assignment	reg	reg a; always@(*) a = 1'b1;


P.S. Left hand side (LHS) = Right hand side (RHS)



Operators

Operator	Sign	Example
Concatenation and replications	{,}	{{8{byte[7]},byte}, {a[1:0],b[0]}
Negation	!,~	!2'01 //0 , ~2'b01 // 10
Bitwise	~,&, ,^	2'b01 2'b11 // 2'b11
Arithmetic	+,-,*,/,%	3%2 //1
Shift	>> , <<	3'b011 >> 2 // 3'b000
Relational	< , <= , > , >=	
Equality	== , !=	
Conditional	?:	assign out = sel ? 1'b1 : 1'b0









Introduction

Combinational Circuits (without memory)




Sequential Circuit (with memory)








Edge-triggered D Flip-Flop

Positive (Rising edge) trigger Negative (Falling edge) trigger →to align with clock edges










(b) Falling-edge trigger

-
_

DQ	Q ⁺
0 0	0
0 1	0
1 0	1
1 1	1







Figure 11-18 Timing for D Flip-Flop (Falling-Edge Trigger)



4-bit D Flip-Flop Registers



(b) With clock enable



Binary Counters using D F/F (1/2)

Present State			Next State			Flip-Flop Inputs					
		State									
C	В	Α		C+	B+	A+		D_{C}	D _B	D _A	
0	0	0		0	0	1		0	0	1	
0	0	1		0	1	0		0	1	0	
0	1	0		0	1	1		0	1	1	
0	1	1		1	0	0		1	0	0	
1	0	0		1	0	1		1	0	1	
1	0	1		1	1	0		1	1	0	
1	1	0		1	1	1		1	1	1	
1	1	1		0	0	0		0	0	0	


State Table

As Function of (A,B,C)!




Binary Counters using D F/F (2/2)


K-map



$$Dc = AB \oplus C$$




$$D_B = A \oplus B$$



 $D_A = A'$

Circuit Implement









Procedural Assignment

- Procedure blocks
 - always block
- Only reg type can be LHS in procedure blocks
 - It's syntax. Not relevant to whether it's a flip-flop or a metal wire!
 - * RHS is not restricted.
- Variable is updated by procedural assignment
 - For combinational circuit
 - > Pure logic circuit
 - ➤ Use blocking assignment (=)
 - ➤ Use always @ (*)
 - ❖ For sequential circuit
 - > D-FF circuit
 - Use non-blocking assignment (<=)</p>
 - Edge trigger of clock or reset signal

```
always@(posedge clk or posedge rst) begin

if(rst)

cnt <= 0;

else

cnt <= nxt_cnt;

end
```




Blocking or Non-Blocking?

- Blocking assignment (=) Combinational !!!!
 - Evaluation and assignment are immediate

- Nonblocking assignment (<=) Sequential !!!!!</p>
 - All assignment deferred until all right-hand sides have been evaluated (end of the virtual timestamp)




3-bits Counter – Gate Level





4-bits Counter – RTL Level

```
//==== Reg/Wire Declaration ======
                                                            clk reset
   req [3:0] cnt, nxt cnt;
                                                  state
     ===== Combinational ====
   always@(*) begin
       if(state == STATE CNT) begin
           nxt cnt = cnt + 1;
       end
       else begin
           nxt cnt = 0;
       end
   end
//========= Sequential =====
   always@(posedge clk or posedge rst) begin
       if(rst)
           cnt <= 0;
       else
           cnt <= nxt cnt;
   end
```



```
36
                                                                      else
2
     Author: Yu Chuan, Chuang
                                                                         nxt state = STATE IDLE;
                            Header/Comment
     Module: Counter
                                                 38
                                                                  end
     Description:
                                                 39
                                                                  STATE CNT: begin
     When getting start i signal, counter starts
                                                                      if (cnt == 4'd15)
                                                 40
     to count from 0 to 15.
                                                                         nxt state = STATE IDLE;
       -----
                                                                      else
    module counter (
                                                                         nxt state = STATE CNT;

    Module instantiation

         input
                        clk.
                                                                  end
10
         input
                             Input/output declaration
                                                                  default: nxt state = STATE IDLE;
11
         input
                                                              endcase
12
         output [3:0] count o
13
                                                                                Combinational
14
                                    Parameter 49
                                                       //===== Combinational ======
     //====== Parameter ====
15
                                                                                   Continuous
                                                          assign count o = cnt;
16
         localparam STATE IDLE = 1'b0;
                                                 51
                                                                                   Assignment
         localparam STATE CNT
17
                                                          always@(*) begin
                                Number Representation
18
                                                              if(state == STATE CNT) begin
     //===== Reg/Wire Declaration ====
19
                                                                  nxt cnt = cnt + 1;
                    state, nxt_state Reg/Wire
20
                                                 55
                                                              end
         reg [3:0] cnt, nxt cnt
21
                                                                               Operator
                                                              else begin
                                                 56
22
              Procedure Block
                                                                  nxt cnt = 0;
     //==== Finite State Machine ===
23
                                                 58
                                                              end
24
         always@(posedge clk or posedge rst) begin
                                                                       Procedure Assignment
                                                 59
                                                           end
25
             if(rst)
                state <= STATE_IDLE; If statement 61
26
                                                       //=========== Seguential =========
27
             else
                                                 62
                                                          always@(posedge clk or posedge rst) begin
28
                state <= nxt state;
                                                 63
                                                              if(rst)
29
         end
                                                                                   Sequential
                                                 64
                                                                  cnt <= 0;
30
                                                              else
         always@(*) beginase statement
31
                                                                  cnt <= nxt cnt;
32
                                                           end
33
                STATE IDLE: begin
                                                 68
34
                    if (start i)
                                                 69
                                                       endmodule
35
                        nxt state = STATE CNT;
```



Thanks! Feel free to ask me any questions!





