Cells and Gauge

File: gauge.kicad_sch

Sleep Current and 3V3

File: power.kicad_sch

MCU and NTCs

File: mcu.kicad_sch

USB Port 1

IRQ
EN_5V
ADCIN1
ADCIN2
LDO_3V3

File: usb_port.kicad_sch

USB Port 2

IRQ
EN_5V
ADCIN1
ADCIN2
LDO_3V3

File: usb_port.kicad_sch

IRQ1
EN_5V1
P1_ADCIN1
P1_ADCIN2
P1_LDO_3V3
IRQ2
EN_5V2
P2_ADCIN1
P2_ADCIN2

P1_LDO_3V3
P1_ADCIN2
P1_ADCIN1
R1 0R
R2 0R
GND
P2_ADCIN1
P2_ADCIN2
R3 0R
R4 0R
GND
GND

TPS25751 ADDRESS / DEAD-BATTERY STRAPS (SafeMode)
Port 1: R1 ADCIN1 = LDO_3V3, R2 ADCIN2 = GND -> I2C 0x20
Port 2: R3 ADCIN1 = GND,   R4 ADCIN2 = GND -> I2C 0x21
Gauge BQ40Z50-R2 = 0x0B on the same SDA/SCL bus (STM32WB I2C1, 100 kHz)

MONOLITH DEV BOARD - SHEET INDEX
2 Cells and Gauge   4S holders / pack input, BQ40Z50-R2, protection FETs, SMBus
3 Sleep Current and 3V3 R_MEAS + 2x INA190 to SMA, TPS70950 amp supply, TPS62177 3V3
4 MCU and NTCs   STM32WB1MMC, debug headers, board NTCs TH1-TH4, LED
5 USB Port 1 / 6 USB Port 2   (same sheet file) TPS25751D + BQ25756 + TPS62933 per port
Rails (power symbols): PACK_P, 3V3, GND, CELL_N (gauge VSS only)
Spec: docs/devboard/circuit-description.md   Changes/open items: DevBoard/README.md

REVISION LOG
A0 2026-10-11 First draft from circuit description draft 5. Author: Claude Code. Reviewer: none yet.
A1 2026-10-11 Layout cleanup: blocks, power symbols, notes, title blocks. Author: Claude Code. Reviewer: none yet.
A2 2026-10-11 Readability pass: no overlapping text, sheet-pin names inside boxes. Author: Claude Code. Reviewer: none yet.

Not reviewed, laid out, built or tested
Spec + open items: DevBoard/README.md
Sheet index, PD address straps
Monolith 100 W battery bank — dev board

Sheet: /
File: MonolithDev.kicad_sch


Title: Monolith dev board — top level


Size: A3	Date: 2026-10-11	**Rev: A (draft)**
KiCad E.D.A. 10.0.7		Id: 1/6


PROTECTION FETs (back-to-back N-FETs, common drain)


CELL STACK (4S)

Holders BT101–BT104 OR welded pack on J101 — never both.
Check each cell at TP103–TP105 before fitting F101.












GAS GAUGE BQ40Z50-R2 (TI fig. 9-1)











HOST SMBus (gauge 0x0B) / EV2400







LOW-SIDE CURRENT SENSE



TEST POINTS / POWER FLAGS






NOTES
1. CELL_N = gauge VSS (cell 1N tab). GND = system ground, on the far side of RS101.
2. Kelvin-route SRP/SRN from the RS101 pads; R107/R108/C106 at the IC.
3. VC taps are separate thin traces from the cell end of each holder contact;
   VC4 from CELL_P_RAW (before F101) so fuse drop is not read as cell voltage.
4. TS2–TS4, PTC, PTCEN, PRES, DISP, FUSE tied to VSS per datasheet; disable in data flash.
5. VCC fed from FET common drain via R106 (TI R13). PACK sense via R113 10k (TI R15).
6. BAT fed from CELL_P (after fuse, before FETs) via D101 + R105.


Not reviewed, laid out, built or tested
Spec + open items: DevBoard/README.md
4S input, BQ40Z50-R2 gauge/protector, protection FETs
Monolith 100 W battery bank — dev board

Sheet: /Cells and Gauge/		
File: gauge.kicad_sch		
Title: Cells and gauge		
Size: A3	Date: 2026-10-11	**Rev: A (draft)**
KiCad E.D.A. 10.0.7		Id: 2/6


3.3 V ALWAYS-ON RAIL (TPS62177, 1 MHz, sleep mode under MCU control)



SLEEP-CURRENT MEASUREMENT (both amps across R201 = R_MEAS)



AMPLIFIER SUPPLY (5 V LDO, fed from PACK_P so amp current bypasses R_MEAS)






NOTES
1. Low-current branch: PACK_P -> R201 10R -> PACK_LP -> TPS62177 -> 3V3 (MCU + both TPS25751).
   Gauge BAT is NOT on this branch (TI: gauge must stay powered with FETs off).
2. Kelvin-connect R202/R203 to the R201 pads.
3. U201 gain 500: 5 mV per uA, ~0.99 mA full scale. U202 gain 25: 0.25 V per mA, ~20 mA full scale.
4. R202/R203/C201 fitted 0R/0R/DNP to start; 100R/100R/22nF gives a 36 kHz input filter.
5. R204/R205 0R to start; 49.9R if cable capacitance makes the amp ring.
6. SLEEP low = sleep mode (internal pull-down); MCU PB4 drives it high for full load.
7. R207 breaks the 3V3 rail for debugging.
8. U201/U202 are hand-soldered (DigiKey/Mouser); JLC has no stock. Not in the JLC BOM/CPL.


Not reviewed, laid out, built or tested
Spec + open items: DevBoard/README.md
R_MEAS + INA190 x2, TPS70950, TPS62177
Monolith 100 W battery bank — dev board

Sheet: /Sleep Current and 3V3/		
File: power.kicad_sch		
Title: Sleep-current measurement and 3.3 V rail		
Size: A3	Date: 2026-10-11	**Rev: A (draft)**
KiCad E.D.A. 10.0.7		Id: 3/6


BLUETOOTH MCU STM32WB1MMC (per ST DS14096 fig. 5)




DEBUG HEADERS



BOARD NTCs (TH1–TH4, divider powered only while sampling)





I2C1 PULL–UPS (100 kHz)



NOTES
1. U301 at a board edge, as on ST's reference PCB (DS14096 fig. 6): copper–free notch past the antenna end.
2. C301–C303 at the VDD pads; C304 at NRST.
3. PB0/PB1/PB2 left unconnected (ST: RF–sensitive pins). NTC_EN = PA8, EN_5V1 = PA11, EN_5V2 = PA12.
4. R303 0R joins ANT_IN/ANT_OUT for the internal antenna (ST fig. 2).
5. Pin map checked against DS13258 table 15: NTC ADC1_IN6/8/9/10, IRQs on WKUP1/WKUP4, I2C1, USART1. PB4 = 3V3_SLEEP: PB4 resets as NJTRST with pull–up, so the 3V3 rail boots in normal mode; firmware makes PB4 a GPIO output before using sleep mode. PB5 = LED, PA6 = GAUGE_BTP.
6. R307 removes the LED for sleep–current measurements.

STATUS LED






Not reviewed, laid out, built or tested
Spec + open items: DevBoard/README.md
STM32WB1MMC, debug headers, NTC TH1–TH4
Monolith 100 W battery bank — dev board

Sheet: /MCU and NTCs/
File: mcu.kicad_sch


Title: *MCU and board NTCs*

Size: A3	Date: 2026–10–11	**Rev: A (draft)**
KiCad E.D.A. 10.0.7		Id: 4/6


USB-C CONNECTOR + PROTECTION




USB PD CONTROLLER TPS25751D



I2Cc BUS: EEPROM + PULL-UPS




BQ25756 4-SWITCH BUCK-BOOST POWER STAGE (copy production layout exactly)




USB-SIDE BULK (>= 80 uF effective after DC bias)

BATTERY-SIDE BULK (>= 80 uF effective after DC bias)




NOTES (this sheet is used twice: USB Port 1 = 4xx, USB Port 2 = 5xx)
1. Address straps are on the root sheet: port 1 ADCIN1 = LDO_3V3, ADCIN2 = GND (0x20); port 2 ADCIN1 = ADCIN2 = GND (0x21). R405–R408 are DNP divider footprints for other options.
2. Unused TPS25751 GPIOs tied to GND per datasheet (KiCad ERC flags this; expected).
3. D402/D403 (24 V rated ESD) and C401/C402 right at the connector pins, before anything else.
4. Kelvin-route ACP/ACN from R424 and SRP/SRN from R427: filter parts at the IC.
5. Two of each bulk bank plus C430/C438 at the FETs; the rest under the power stage.
6. I2Cc pull-ups go to this TPS25751's own LDO_3V3 (TI guidance).
7. R430 = 10 A copper link to PACK_P (net-tie footprint, not a part); widen with zones.
8. VAC is taken before R424 per TI typical application; DRV_SUP fed from REGN via R420.
9. PPHV bulk (BQ25756 input bank) exceeds the 100 uF USB PD cSnkBulkPd: the TPS25751D sink switch soft-start limits inrush (C x SS: 220 uF x 0.47 V/ms max = 0.1 A at SS setting 0). Set PPHV soft-start to setting 0 or 1 in the TPS25751 configuration.

BQ25756 CONTROLLER (600 kHz, ICHG 9.8 A, ILIM 5.5 A, VAC 4.1–22.5 V window)



PP5V SUPPLY TPS62933 (1.2 MHz, 5.00 V) — 5 V source + VCONN



TEST POINTS / POWER FLAGS




Not reviewed, laid out, built or tested
Spec + open items: DevBoard/README.md
TPS25751D + BQ25756 + TPS62933; port 1 = 4xx, port 2 = 5xx
Monolith 100 W battery bank — dev board

Sheet: /USB Port 1/
File: usb_port.kicad_sch


Title: USB-C PD port (used twice)

Size: A2	Date: 2026-10-11	**Rev: A (draft)**
KiCad E.D.A. 10.0.7		Id: 5/6


USB-C CONNECTOR + PROTECTION




USB PD CONTROLLER TPS25751D



I2Cc BUS: EEPROM + PULL-UPS




BQ25756 4-SWITCH BUCK-BOOST POWER STAGE (copy production layout exactly)




USB-SIDE BULK (>= 80 uF effective after DC bias)

BATTERY-SIDE BULK (>= 80 uF effective after DC bias)




NOTES (this sheet is used twice: USB Port 1 = 4xx, USB Port 2 = 5xx)
1. Address straps are on the root sheet: port 1 ADCIN1 = LDO_3V3, ADCIN2 = GND (0x20); port 2 ADCIN1 = ADCIN2 = GND (0x21). R405–R408 are DNP divider footprints for other options.
2. Unused TPS25751 GPIOs tied to GND per datasheet (KiCad ERC flags this; expected).
3. D402/D403 (24 V rated ESD) and C401/C402 right at the connector pins, before anything else.
4. Kelvin-route ACP/ACN from R424 and SRP/SRN from R427: filter parts at the IC.
5. Two of each bulk bank plus C430/C438 at the FETs; the rest under the power stage.
6. I2Cc pull-ups go to this TPS25751's own LDO_3V3 (TI guidance).
7. R430 = 10 A copper link to PACK_P (net-tie footprint, not a part); widen with zones.
8. VAC is taken before R424 per TI typical application; DRV_SUP fed from REGN via R420.
9. PPHV bulk (BQ25756 input bank) exceeds the 100 uF USB PD cSnkBulkPd: the TPS25751D sink switch soft-start limits inrush (C x SS: 220 uF x 0.47 V/ms max = 0.1 A at SS setting 0). Set PPHV soft-start to setting 0 or 1 in the TPS25751 configuration.

BQ25756 CONTROLLER (600 kHz, ICHG 9.8 A, ILIM 5.5 A, VAC 4.1–22.5 V window)



PP5V SUPPLY TPS62933 (1.2 MHz, 5.00 V) — 5 V source + VCONN



TEST POINTS / POWER FLAGS



Not reviewed, laid out, built or tested Spec + open items: DevBoard/README.md TPS25751D + BQ25756 + TPS62933; port 1 = 4xx, port 2 = 5xx **Monolith 100 W battery bank — dev board**		
Sheet: /USB Port 2/ File: usb_port.kicad_sch		
Title: USB-C PD port (used twice)		
Size: A2	Date: 2026-10-11	**Rev: A (draft)**
KiCad E.D.A. 10.0.7		Id: 6/6