{"payload":{"header_redesign_enabled":false,"results":[{"id":"732292688","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"Mightlaus/CLA-full-adder","hl_trunc_description":"A high-performance and versatile carry-lookahead (CLA) full adder designed for rapid addition of arbitrary x^y bit inputs.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":732292688,"name":"CLA-full-adder","owner_id":78856759,"owner_login":"Mightlaus","updated_at":"2023-12-16T07:35:53.880Z","has_issues":true}},"sponsorable":false,"topics":["high-performance","verilog","adder","digital-circuits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMightlaus%252FCLA-full-adder%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Mightlaus/CLA-full-adder/star":{"post":"K19vc6ij94IM4fumdjM4MCSrrDrS1LOTJ7KNOgmQnNey3LapARMVwh5jV9xaIMA16LDlLjBvPS5Y12LSssypwQ"},"/Mightlaus/CLA-full-adder/unstar":{"post":"NQcdXu_8-1ziVNSacyRtVaZNJJKnOtU7aQWqOk9qbpwAAH8sSXf57ZcH8kNza6rmg7opiyMYQOJtOsRYD_wLYg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UH-Lr4rXpl1QDcWCHHHMqTtI1VY1XpnEOKJB_vEOMkpfTo-CIdyu3sw6Ed7r94wNz7_0cM_E_kRFuUs87XzsQA"}}},"title":"Repository search results"}