{"payload":{"header_redesign_enabled":false,"results":[{"id":"122184933","archived":false,"color":"#b2b7f8","followers":18,"has_funding_file":false,"hl_name":"MightyDevices/DSITx","hl_trunc_description":"FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":122184933,"name":"DSITx","owner_id":8280837,"owner_login":"MightyDevices","updated_at":"2018-02-22T08:19:50.903Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMightyDevices%252FDSITx%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/MightyDevices/DSITx/star":{"post":"KucnUcvWxf2VND-hxDislDvRS3MCTogMayurIj04_8lXS2NmZF3teYBDy5X5le-321_pppUBsk07Ym7mNrUrUQ"},"/MightyDevices/DSITx/unstar":{"post":"myDDpTfyzR25MSXWCCojsjY9nTxJqvxQSXB2GoOVrIJ9NbnsWSGoHkTeiRq1JvfYfIlFlrDFuL2kdQopidxsTQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"t1v30LOVYLpIJln70r-LV42v6KR4YDTUY4XOtMDAvZQmiyPhsES_H7PANLcx89mTc9zIPRIspTpvCSEn5ofrxw"}}},"title":"Repository search results"}