TYPES SN54181, SN54LS181, SN54S181, SN74S181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS DECEMBER 1972 - REVISED DECEMBER 1983

- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off
 Time
- Arithmetic Operating Modes:


Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations

Logic Function Modes:
 Exclusive-OR
 Comparator
 AND, NAND, OR, NOR
 Plus Ten Other Logic Operations

SN54181, SN54LS181, SN54S181... J OR W PACKAGE SN74181... J OR N PACKAGE SN74LS181, SN74S181... DW. J OR N PACKAGE

(TOP VIEW) U24] RΩ ĀD Ā1 **S**3 Ā1 52 S1 20 S0 Ã3 ĒЗ C_n M G F0 Cn F1 F2 GND

SN54LS181, SN54S181 ... FK PACKAGE SN74LS181, SN74S181 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

TYPICAL ADDITION TIMES

NUMBER		ADDITION TIMES		PACI	AGE COUNT	CARRY METHOD
OF BITS	USING '181 AND '182	USING 'LS181 AND '182	USING '\$181 AND '\$182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	BETWEEN ALU's
1 to 4	24 ns	24 ns	11 ns	1		NONE
5 to 8	36 ns	40 ns	18 ns	2		RIPPLE
9 to 16	36 ns	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	60 ns	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

description

The '181, 'LS181, and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54182, SN54S182, SN74182, or SN74S182, full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading '182 or 'S182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the '182 and 'S182.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does no necessarily include testing of all parameters.



TTL DEVICES

description (continued)

The '181, 'LS181, and 'S181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā ₀	B̄ ₀	Ā ₁	B ₁	Ã2	B ₂	Ā3	B ₃	Ēο	F ₁	F ₂	₹3	Cn	Cn+4	P	G
Active-high data (Table 2)	A ₀	Bo	A ₁	В1	A ₂	B ₂	А3	В3	F ₀	F ₁	F ₂	F ₃	Ū _n	Čn+4	х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The '181, 'LS181, or 'S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with $C_n=H$ when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C _n	OUTPUT Cn+4	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
н	н	A ≥ B	A ≤ B
н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55° C to 125°C; Series 74, 74LS, and 74S devices are characterized for operation from 0°C to 70°C.

signal designations

The '181, 'LS181, and 'S181 together with the '182 and 'S182 can be used with the signal designations of either Figure 1 or Figure 2. The inversion indicators (O) and the bars over the terminal letter symbols (e.g., \overline{C}) each indicate that the associated input or output is active with respect to the selected function of the device when that input or output is low. That is, a low at \overline{C} means "do carry" while a high means "do not carry".

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2.



signal designations (continued)




TABLE 1

	051.5	OT! ON!			ACTIVE-LOW DA	TA
	2FLF6	CTION		M = H	M = L; ARITHN	TETIC OPERATIONS
S3	S2	S1	SO	LOGIC FUNCTIONS	Cn = L (no carry)	Cn = H (with carry)
L	L	L	L	F = A	F = A MINUS 1	F = A
L	L	L	н	F = AB	F ≂ AB MINUS 1	F = AB
L	L	Н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
Ł	н	L	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS
L	н	н	L	F ≈ A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	Н	н	F = A + B	$F = A + \overline{B}$	F = (A + B) PLUS 1
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	Ł	L	н	F = A (1) B	F = A PLUS B	F ≈ A PLUS B PLUS 1
Н	L	н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS
н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F = 0	F = A	F = A PLUS A PLUS 1
н	н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	Ł	F = AB	F ≖ AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	н	F≂A	F = A	F = A PLUS 1







TABLE 2

	SELE	CTION		i	ACTIVE-HIGH DA	TA
	JEEL			M = H	M = L; ARITHM	ETIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C _n = H (no carry)	C _n = L (with carry)
L	L	L	L	F = A	F = A	F = A PLUS 1
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	F = AB	F = A + B	F = (A + B) PLUS 1
L	L	Н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F ≈ A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	н	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L	Н	н	L	F = A (+) B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	Н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
Н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	н	L	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
Н	L	Н	н	F = AB	F = AB MINUS 1	F= AB
н	н	L	L	F = 1	F = A	F = A PLUS A PLUS 1
Н	Н	L	н	F = A + B	F = (A + B) PLUS A	F ≈ (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	Н	Н	н	F = A	F = A MINUS 1	F = A

TTL DEVICES



Pin numbers shown on logic notation are for DW, J or N packages.



This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

recommended operating conditions

		SN54181				SN74181			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	v		
High-level output current, IOH (All outputs except A = B)			-800	1		-800	μА		
Low-level output current, IOL		_	16	<u> </u>		16	mA		
Operating free-air temperature, TA	-55		125	0		70	°c		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ľ	PARAMET	FR	TEST CO	ONDITIONS†		SN5418	1		SN7418	1	
			1231 CC	DADITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
v_{IH}	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8	\vdash		0.8	v
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -12 mA	1		-1.5	t		-1.5	v
νон	High-level output voltage	ge,	V _{CC} = MIN,	V _{IH} = 2 V,	† <u></u>			 			<u> </u>
VUH	any output except A =	В	VIL = 0.8 V,	I _{OH} =800 μA	2.4	3.4		2.4	3.4		V
I.a.	High-level output curre	nt,	VCC = MIN,	V _{IH} = 2 V,	1	*	-	†·			<u> </u>
Іон	A = B output only		V _{IL} = 0.8 V,	V _{OH} = 5.5 V			250			250	μА
Var	Low-level output voltage		V _{CC} = MIN,	V _{IH} = 2 V,							
VOL	Low-level output voltag	je	V _{IL} = 0.8 V,	I _{OL} = 16 mA	İ	0.2	0.4		0.2	0.4	V
4	Input current at		V	V 55V	l			- -			
Ľ.	maximum input voltage	1	V _{CC} = MAX,	V = 5.5 V			1			1	mΑ
		Mode input					40	 		40	-
чн	High-level	Any A or B input	V _{CC} = MAX,	W = 0.434			120			120	
1.14	input current	Any S input	VCC - MAA,	V = 2.4 V			160			160	μΑ
		Carry input]				200			200	
		Mode input			1 —		-1.6			-1.6	\neg
l	Low-level	Any A or B input	1,, ,,,,				-4.8			-4.8	i
HL	input current	Any S input	V _{CC} = MAX,	$V_1 = 0.4 \text{ V}$			-6.4			-6.4	mA
		Carry input					-8			-8	
Loo	Short-circuit output cur	rent,		2				<u> </u>		\dashv	
los	any output except A = I	8 8	V _{CC} = MAX		-20		55	-18		57	mA
¹cc	Supply current		V _{CC} = MAX,	Condition A		88	127		88	140	mA
	Supply surjett		See Note 3	Condition B		94	135		94	150	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time.

NOTE 3: With outputs open, I_{CC} is measured for the following conditions:

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



TTL DEVICE


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ ($C_L = 15 \text{ pF}$, $R_L = 400 \Omega$, see note 4)


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
[†] PLH		C	· ——····		12	18	ns
[‡] PHL	C _n	C _{n+4}			13	19	113
^t PLH	Any A or B	C _{n+4}	M = 0 V, S0 = S3 = 4.5 V,		28	43	ns
[†] PHL	Ally A UI B	♥n+4	S1 = S2 = 0 V (SUM mode)		27	41	
tPLH	Any A or B	C _{n+4}	M = 0 V, S0 = S3 = 0 V,		35		→ ns
^t PHL	Any A UI B	℃n+4	S1 = S2 = 4.5 V (DIFF mode)		33		
^t PLH		Any F	M = 0 V		13		_ ns
[†] PHL	C _n	Any F	(SUM or DIFF mode)		12	18	113
[†] PLH	A Ā Ā	G	M = 0 V, S0 = S3 = 4.5 V,		13	19	ns
tPHL	Any Ā or B		S1 = S2 = 0 V (SUM mode)		13	19	113
tPLH		G	M = 0 V, S0 = S3 = 0 V,	T	17	25	ns
tPHL.	Any Ā or Ē	ا ا	S1 = S2 = 4.5 V (DIFF mode)		17	25	113
tPLH	7 - 7	P	M = 0 V, S0 = S3 = 4.5 V,	1	13	19	
tPHL	Any A or B	l r	S1 = S2 = 0 V (SUM mode)		17	25	ns
tPLH .	Any A or B	P	M = 0 V, S0 = S3 = 0 V,	1	17	25	ns
[†] PHL	Any A or B	' <u> </u>	S1 = S2 = 4.5 V (DIFF mode)		17	25	1 "
†PLH		F;	M = 0 V, S0 = S3 = 4.5 V,		28		l ne
tPHL.	Ā _i or \overline{B}_i	5)	S1 = S2 = 0 V (SUM mode)		21	32	1118
^t PLH	Ā. a. Ā.	F;	M = 0 V, S0 = S3 = 0 V,		32	48	ns
tPHL	Ā _i or B̄ _i	Ti J	S1 = S2 = 4.5 V (DIFF mode)		23	34	1 "
†PLH		F;	M = 4.5 V (logic mode)		32	48	ns
tPHL .	A _i or B _i		W = 4.5 v (logic mode)		23	34	""
tPLH .	Any Ā or B	1	M = 0 V, S0 = S3 = 0 V,		35	50	ns
tPHL	Any A or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		32	48	1 ""


[¶]tpLH = propagation delay time, low-to-high-level output

teHL ≅ propagation delay time, high-to-low-level output NOTE 4: See General Information Section for load circuits and voltage waveforms.

schematics of inputs and outputs







TYPES SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

absolute maximum ratings over recor	mn	nen	de	d o	pe	rat	inç	j f	ree)-a	ir	ter	ոբ	oer	at	ur	e r	ang	je i	(uı	ıle	ss	ot	he	rw	ise	nc	ted)
Supply voltage, V _{CC} (see Note 1)																												7 V
Input voltage																											. !	5.5 V
Interemitter voltage (see Note 2)																											. !	5.5 V
Operating free-air temperature range:	: S	N54	ILS	18	1																			-5	i5°	C t	o 1	25°C
	S	N74	ILS	18	1																				0)°C	to	70°C
Storage temperature range												_	_		_	_								-F	i5°	C to	ი 1	50°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each \$\tilde{A}\$ input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

recommended operating conditions

	S	V54LS1	81	SM	174LS1	81	<u> </u>
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH (All outputs except A = B)			-400			-400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T _A	-55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ŀ	DADA	METER	TEC	T CONDITIONS	t	SI	N54LS1	81	SI	V74LS1	81	UNIT
	FARA	VILIEN	163	T CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level in	put voltage				2			2			٧
VIL	Low-level in	put voltage						0.7			0.8	٧
Vικ	Input clamp	voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	٧
v _{он}	High-level o	utput voltage,	V _{CC} = MIN,	V _{IH} = 2 V,	•	2.5	3.4		2.7	3.4		V
VUH	any output	except A = B	VIL = VIL max,	[†] OH = −400 μA		2.5	3.4		2.7	3.4		V
lau	High-level o	utput current,	V _{CC} = MIN,	V _{IH} = 2 V,				100			100	•
ІОН	A ≃ B outpu	it only	VIL = VIL max,	V _{OH} = 5.5 V				100	İ		100	μΑ
	Low-level	All outputs			I _{OL} = 4 mA		0.25	0.4		0.25	0.4	
١,,		An outputs	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 8 mA					0.35	0.5	
VOL	output	Output G	V _{IL} = V _{IL} max		I _{OL} = 16 mA		0.47	0.7		0.47	0.7	٧
	voltage	Output P		•	IOL = 8 mA		0.35	0.6		0.35	0.5	
	Input	Mode input						0.1			0.1	
	current at	Any A or Binput	V _{CC} = MAX,	W - 5 5 W				0.3			0.3	
11	max, input	Any S input	ACC = MAY	VI = 5.5 V				0.4			0.4	mA
	voltage	Carry input						0.5			0.5	
	High-level	Mode input						20			20	
	input	Any A or B input	Vcc = MAX,	V 27V				60			60	
чн	current	Any Sinput	ACC - MYYY	VI - 2.7 V				80			80	μА
	Current	Carry input						100			100	
	Low-level	Mode input						-0.4			-0.4	
1	input	Any A or B input	VCC = MAX,	V. = 0.4 V				-1.2			-1.2	4
ΊL	current	Any S input	VCC - WAA,	V - 0.4 V				-1.6			1.6	mA
	current	Carry input						-2			-2	
Ios		t output current, except A = B §	V _{CC} = MAX			-6		-40	5		–42	mA
	Cumple a		V _{CC} = MAX,	See Note 3	Condition A		20	32		20	34	^
Icc	Supply curr	eur.	VCC = IVIAA,	See NOTE 3	Condition B		21	35		21	37	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



 $^{^{\}ddagger}$ AII typical values are at V_{CC} = 5 V, Υ_{A} = 25°C.

[§] Not more than one output should be shorted at a time.

NOTE 3: With outputs open, ${}^{1}CC$ is measured for the following conditions:

A. S0 through S3, M, and \overline{A} inputs are at 4.5 V, all other inputs are grounded.

switching characteristics, VCC = 5 V, TA = 25°C, (CL = 15 pF, RL = 2 k Ω , see note 4)


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH					18	27	ns
tPHL .	C _n	Cn+4	_		13	20	115
^t PLH	Any Ā or B		M = 0 V, S0 = S3 = 4.5 V,		25	38	ns
†PHL	Any A of B	C _{n+4}	S1 = S2 = 0 V (SUM mode)		25	38	<u>'</u> "
^t PLH	Any Ā or B		M = 0 V, S0 = S3 = 0 V		27	41	ns
tPHL	Any A or B	C _{n+4}	S1 = S2 = 4.5 V (DIFF mode)		27	41] ''*
†PLH		Any F	M = 0 V		17	26	ns
tPHL.	C _n	Anyr	(SUM or DIFF mode)		13	20] "
tPLH		Ē	M = 0 V, S0 = S3 = 4.5 V,		19	29	ns
tPHL	Any à or B	"	S1 = S2 = 0 V (SUM mode)		15	23] ""
tPLH		G	M = 0 V, S0 = S3 = 0 V,		21	32	
tPHL	Any A or B	G	S1 = S2 = 4.5 V (DIFF mode)		21	32	ns
tPLH		F	M = 0 V, S0 = S3 = 4.5 V,		20	30	<u> </u>
tPHL .	Any A or B		S1 = S2 = 0 V, (SUM mode)		20	30	ns
tPLH .	=	F	M = 0 V, S0 = S3 = 0 V,	1	20	30	T
tPHL	Any Ā or 🕏		S1 = S2 = 4.5 V (DIFF mode)		22	33	ns
tPLH	T = =	1 - 1	M = 0 V, S0 = S3 = 4.5 V,		21	32	
tPHL .	Ā; or Ē;	Fi	S1 = S2 = 0 V (SUM mode)		13	20	ns
tPLH	T =	-	M = 0 V, S0 = S3 = 0 V,		21	32	Τ
tPHL.	A _i or B _i	Fi	S1 = S2 = 4.5 V (DIFF mode)		21	32	ns
tPLH	T = =		BA - A E M (India made)		22	33	T
tPHL	Ā _i or B _i	F _i	M = 4.5 V (logic mode)		26	38	ns
^t PLH		+	M = 0 V, \$0 = \$3 = 0 V,	1	33	50	T
tPHL.	Any A or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		41	62	ns


[¶]tpLH = propagation delay time, low-to-high-level output


tpHL ≡ propagation dalay time, high-to-low-level output

NOTE 4: See General Information Section for load circuits and voltage waveforms

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note	1)														7	7 V
Input voltage	<i>.</i> .														5.5	۷٥
Interemitter voltage (see Note 2															5.5	٥۷
Operating free-air temperature:	SN54S181											-5	5°() to	125	°C
	SN74S181												0°	C t	o 70)°C
Storage temperature range .												-6	5°(c to	150)°C

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 - 2. This is the voltage between two emitters of a multiple emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

recommended operating conditions

		SN54S181				SN74S181			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, IOH (All outputs except A = B)			-1			-1	mA		
Low-level output current, IOL			20			20	mA		
Operating free-air temperature, TA	-55		125	0		70	°c		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARA	PARAMETER TEST CONDITIONS†					N54S18	11	S	T				
	- 1000		<u> </u>	ST CONDITION	3.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIH	High-level in	nput voltage]			2			2			v		
VIL	Low-level in	put voltage						8.0			0.8	V		
٧ıĸ	Input clamp	voltage	V _{CC} = MIN,	i _I = -18 mA		T		-1.2			-1.2	V		
V	High-level o	utput voltage,	V _{CC} = MIN,	V _{IH} = 2 V,		†					~~			
νон	any output	except A = B	$V_{IL} = 0.8 V$	10H = -1 mA		2.5	3.4		2.7	3.4		٧		
1	High-level o	utput current,	VCC = MIN,	V _{IH} = 2 V,				-						
Іон	A = B outpo	only	$V_{1L} = 0.8 V$,	V _{OH} = 5.5 V				250			250	μΑ		
			V _{CC} = MIN,	V _{IH} = 2 V,										
VOL	Low-level o	utput voltage	V _{IL} = 0.8 V,	IOL = 20 mA			0.5				0.5	V		
l _j	Input curre	nt at nput voltage	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA		
	44: 5	Mode input		-				50			50			
١.	High-level	Any A or B input	1			_		150			150			
ΉΗ	input	Any S input	V _{CC} = MAX,	$V_1 = 2.5 \text{ V}$				200			200	μA		
	current	Carry input						250		250		1		
		Mode input						-2			-2			
	Low-level	Any A or B input	1					-6			-6			
11L	input	Any S input	V _{CC} = MAX,	$V_1 = 0.5 V$		-		-8			-8	mA		
l	current	Carry input	†					-10			-10	ı		
los		t output current, except A = B §	V _{CC} = MAX		·	-40		-100	-40		-100	mA		
¹cc	Supply curr	ent	V _{CC} = MAX, See Note 3	T _A = 125°C,	W package only			195				mA		
			V _{CC} = MAX,	See Note 3	All packages	-	120	220		120	220			

 $^{\dagger}_{+}$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time.

NOTE 3: ICC is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. S0 through S3 and M are at 4.5 $\,\mathrm{V}_{*}$ all other inputs grounded, and all outputs are open.



3

TTL DEVICES


switching characteristics, V_{CC} = 5 V, T_A = 25°C (C_L = 15 pF, R_L = 280 Ω , see note 4)


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	C _n	C _{n+4}			7	10.5	ns
[†] PHL	l Cn	on+4			7	10.5	""
†PLH	Any Ā or B	C _{n+4}	M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	ns
^t PHL	Ally A OF B	On+4	S1 = S2 = 0 V (SUM mode)		12.5	18.5	1113
^t PLH	Any Ā or B	C _{n+4}	M = 0 V, S0 = S3 = 0 V,		15.5	23	ns
[†] PHL	Ally A OI B	On+4	S1 = S2 = 4.5 V (DIFF mode)		15.5	23	
[†] PLH	C _n	Any F	M = 0 V		7	12	ns
[†] PHL	1 Cn	01171	(SUM or DIFF mode)		7	12	1115
[†] PLH	14 014 00 00 45 14					12	ns
†PHL	Any A or B	9	S1 = S2 = 0 V (SUM mode)		7.5	12] '''
[†] PLH	Any Ā or B	Ē	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
[†] PHL	Any A or B	8	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	1 115
^t PLH	Any Ā or B	ē	M = 0 V, S0 = S3 = 4.5 V,	ĺ	7.5	12	ns
^t PHL	Any A or B		S1 = S2 = 0 V (SUM mode)		7.5	12	1 '''
[†] PLH	Any Ā or B	P	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
^t PHL	AnyAurb	<u>'</u>	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	l '''
tPLH	A, or B,	Fi	M = 0 V, S0 = S3 = 4.5 V,		11	16.5	ns
, ^t PHL	1 7,000	''	S1 = S2 = 0 V (SUM mode)		11	16.5] "
^t PLH		F _i	M = 0 V, S0 = S3 = 0 V,		14	20	ns
tPHL	\overline{A}_i or \overline{B}_i	'1	S1 = S2 = 4.5 V (DIFF mode)		14	22] ""
tPLH	Ā; or B;	F _i	M = 4.5 V (logic mode)		14	20	ns
^t PHL	1 Ajorbi	<u> </u>	4.5 v (logic filode)		14	22] '''
^t PLH	Any Ā or B	A = B	M = 0 V, S0 = S3 = 0 V,		15	23	ns
^t PHL	any A or B	7-6	S1 = S2 = 4.5 V (DIFF mode)		20	30] '''


 $[\]P_{tPLH} \equiv$ propagation delay time, low-to-high-level output

NOTE 4: See General Information Section for load circuits and voltage waveforms.

schematics of inputs and outputs







tpHL ≡ propagation delay time, high-to-low-level output

PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT		R INPUT E BIT	OTHER DA	ATA INPUTS	OUTPUT	OUTPUT	
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
^t PLH ^t PHL	Ã,	Б,	None	Remaining A and B	Ca	F,	In-Phase	
^l PLH ^l PHL	B,	Ä,	None	Remaining A and B	C _n	F,	In-Phase	
^T PLH TPHL	Ä,	Вį	None	None	Remaining A and B, C _n	P	In-Phase	
^t PLH ^t PHL	Ĥ,	Ā,	None	None	Remaining Ā and B, C _n	P	In-Phase	
^t PLH ^t PHL	Ā,	None	B₁	Remaining B	Remaining Ā, C _n	Ğ	In-Phase	
[†] PLH [†] PHL	B,	None	Δ,	Remaining B	Remaining Ā, C _n	Ğ	In-Phase	
^t PLH ^t PHL	C _n	None	None	AII Ã	All B	Any F or C _{n+4}	In-Phase	
tPLH tPHL	Āį	None	B,	Remaining B	Remaining A, C _n	C _{n+4}	Out-of-Phase	
^t РLН ^t РНL	B,	None	Āį	Remaining B	Remaining Ā, C _n	C _{n+4}	Out-of-Phase	

DIFF MODE TEST TABLE

FUNCTION INPUTS: \$1 = \$2 = 4.5 V, \$0 = \$3 = M = 0 V

PARAMETER	INPUT		R INPUT E BIT	OTHER DA	LTA INPUTS	OUTPUT	OUTPUT
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)
[†] PLHI [†] PHL	Ä,	None	₿,	Remaining A	Remaining B C _n	F,	In-Phase
^t PLH ^t PHL	ē,	A,	None	Remaining A	Remaining B, C _n	ř,	Out of Phase
¹ PLH ¹ PHL	Ã,	None	B,	None	Remaining A and B, C _n	P	In-Phase
(PLH (PHL	B,	Ā	None	None	Remaining A and B, C _n	P	Out-of-Phase
tPLH tPHL	Ã,	₿,	None	None	Remaining A and B, C _n	G	In-Phase
tPLH tPHL	6,	None	Ā,	None	Remaining A and B, C _n	Ğ	Out of Phase
TPLH TPHL	Ä,	None	B,	Remaining Ā	Remaining B, C _n	A - B	In-Phase
IPLH IPHL	B,	Ã,	None	Remaining A	Remaining B, C _n	A = B	Out-of Phase
^t PLH ^t PHL	Cn	None	None	Ail A and B	None	C _{n+4} or any F	In-Phase
¹ PLH ¹ PHL	Ā,	B;	None	None	Remaining A, B, C _n	C _{n+4}	Out-of-Phase
¹ PLH ¹ PHL	Ē,	None	Ā,	None	Remaining A, B, C _n	C ₂₁₊₄	In -Phase

LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	I SAME BIT	OTHER D	ATA INPUTS	OUTPUT	OUTPUT WAVEFORM					
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	ISee Note 4			
[†] PLH [†] PHL	Ā,	B,	None	None	Remaining Ā and B̄, C _n	F,	Out of Phase			
tPLH tPHL	B,	Ã,	None	None	Remaining Ä and B, C _n	F,	Out-of Phase			

NOTE 4: See General Information Section for load circuits and voltage waveforms.



This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.