

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4516B

MSI

Binary up/down counter

Product specification
File under Integrated Circuits, IC04

January 1995

Binary up/down counter

HEF4516B

MSI

DESCRIPTION

The HEF4516B is an edge-triggered synchronous up/down 4-bit binary counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (\overline{CE}), an asynchronous active HIGH parallel load input (PL), four parallel inputs (P_0 to P_3), four parallel outputs (O_0 to O_3), an active LOW terminal count output (\overline{TC}), and an overriding asynchronous master reset input (MR).

Information on P_0 to P_3 is loaded into the counter while PL is HIGH, independent of all other input conditions except MR which must be LOW. When PL and \overline{CE} are LOW, the counter changes on the LOW to HIGH transition of CP. Input UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, \overline{TC} is LOW when O_0 and O_3 are HIGH and \overline{CE} is LOW. When counting down, \overline{TC} is LOW when O_0 to O_3 and \overline{CE} are LOW. A HIGH on MR resets the counter (O_0 to $O_3 = \text{LOW}$) independent of all other input conditions.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

- HEF4516BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4516BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4516BT(D): 16-lead SO; plastic (SOT109-1)
- (): Package Designator North America

PINNING

- PL parallel load input (active HIGH)
- P_0 to P_3 parallel inputs
- \overline{CE} count enable input (active LOW)
- CP clock pulse input (LOW to HIGH, edge triggered)
- UP/DN up/down count control input
- MR master reset input
- \overline{TC} terminal count output (active LOW)
- O_0 to O_3 parallel outputs

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

Binary up/down counter

HEF4516B
MSI




Fig.3 Logic diagram (continued in Fig.4).

Binary up/down counter

HEF4516B
MSI






Fig.4 Logic diagram (continued from Fig.3).


Binary up/down counter


HEF4516B
MSI

FUNCTION TABLE

MR	PL	UP/DN	CE	CP	MODE
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L		count down
L	L	H	L		count up
H	X	X	X	X	reset

Notes

1. H = HIGH state (the more positive voltage)
- L = LOW state (the less positive voltage)
- X = state is immaterial
-  = positive-going transition



Logic equation for terminal count:

$$\overline{TC} = \overline{CE} \cdot \{ (UP/DN) \cdot O_0 \cdot O_1 \cdot O_2 \cdot O_3 + (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \}$$

AC CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; input transition times ≤ 20 ns

	V _{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5 10 15	1000 f _i + Σ (f _o C _L) × V _{DD} ² 4500 f _i + Σ (f _o C _L) × V _{DD} ² 11 200 f _i + Σ (f _o C _L) × V _{DD} ²	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF) Σ (f _o C _L) = sum of outputs V _{DD} = supply voltage (V)

Binary up/down counter

HEF4516B
MSI

AC CHARACTERISTICS

 $V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays						
CP \rightarrow O _n	5			145	290 ns	118 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		60	120 ns	49 ns + (0,23 ns/pF) C _L
	15			45	90 ns	37 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		155	310 ns	128 ns + (0,55 ns/pF) C _L
	10			65	130 ns	54 ns + (0,23 ns/pF) C _L
	15			45	90 ns	37 ns + (0,16 ns/pF) C _L
CP \rightarrow \overline{TC}	5			260	525 ns	233 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		105	210 ns	94 ns + (0,23 ns/pF) C _L
	15			75	150 ns	67 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		180	360 ns	153 ns + (0,55 ns/pF) C _L
	10			75	150 ns	64 ns + (0,23 ns/pF) C _L
	15			55	115 ns	47 ns + (0,16 ns/pF) C _L
PL \rightarrow O _n	5			125	255 ns	98 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		55	110 ns	44 ns + (0,23 ns/pF) C _L
	15			40	85 ns	32 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		170	340 ns	143 ns + (0,55 ns/pF) C _L
	10			70	140 ns	59 ns + (0,23 ns/pF) C _L
	15			50	105 ns	42 ns + (0,16 ns/pF) C _L
PL \rightarrow \overline{TC}	5			250	500 ns	223 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		110	220 ns	99 ns + (0,23 ns/pF) C _L
	15			80	160 ns	72 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		250	500 ns	223 ns + (0,55 ns/pF) C _L
	10			110	220 ns	99 ns + (0,23 ns/pF) C _L
	15			80	160 ns	72 ns + (0,16 ns/pF) C _L
$\overline{CE} \rightarrow \overline{TC}$	5			165	330 ns	138 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		65	135 ns	54 ns + (0,23 ns/pF) C _L
	15			50	100 ns	42 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		145	290 ns	118 ns + (0,55 ns/pF) C _L
	10			60	125 ns	49 ns + (0,23 ns/pF) C _L
	15			45	95 ns	37 ns + (0,16 ns/pF) C _L
MR \rightarrow O _n , \overline{TC}	5			205	405 ns	178 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		65	130 ns	54 ns + (0,23 ns/pF) C _L
	15			45	85 ns	37 ns + (0,16 ns/pF) C _L
MR \rightarrow \overline{TC}	5			225	450 ns	198 ns + (0,55 ns/pF) C _L
LOW to HIGH	10	t _{PLH}		75	150 ns	64 ns + (0,23 ns/pF) C _L
	15			50	100 ns	42 ns + (0,16 ns/pF) C _L

Binary up/down counter

HEF4516B
MSI**AC CHARACTERISTICS** $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$



	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Output transition times HIGH to LOW	5	t_{THL}		60	120 ns	10 ns + (1,0 ns/pF) C_L
	10			30	60 ns	9 ns + (0,42 ns/pF) C_L
	15			20	40 ns	6 ns + (0,28 ns/pF) C_L
LOW to HIGH	5	t_{TLH}		60	120 ns	10 ns + (1,0 ns/pF) C_L
	10			30	60 ns	9 ns + (0,42 ns/pF) C_L
	15			20	40 ns	6 ns + (0,28 ns/pF) C_L

Binary up/down counter

HEF4516B
MSI

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum clock pulse width; LOW	5	t _{WCPL}	95	45	ns	see also waveforms Figs 6 and 7
	10		35	20	ns	
	15		25	15	ns	
Minimum PL pulse width; HIGH	5	t _{WPLH}	105	55	ns	
	10		45	25	ns	
	15		35	15	ns	
Minimum MR pulse width; HIGH	5	t _{WMRH}	120	60	ns	
	10		50	25	ns	
	15		40	20	ns	
Recovery time for MR	5	t _{RMR}	130	65	ns	
	10		45	20	ns	
	15		30	15	ns	
Recovery time for PL	5	t _{RPL}	150	75	ns	
	10		50	25	ns	
	15		30	15	ns	
Set-up times P _n → PL UP/ $\overline{\text{DN}}$ → CP $\overline{\text{CE}}$ → CP	5	t _{su}	100	50	ns	
	10		50	25	ns	
	15		40	20	ns	
	5	t _{su}	250	125	ns	
	10		100	50	ns	
	15		75	35	ns	
	5	t _{su}	120	60	ns	
	10		40	20	ns	
	15		25	10	ns	
Hold times P _n → PL UP/ $\overline{\text{DN}}$ → CP $\overline{\text{CE}}$ → CP	5	t _{hold}	10	−40	ns	
	10		5	−20	ns	
	15		0	−20	ns	
	5	t _{hold}	35	−90	ns	
	10		15	−35	ns	
	15		15	−25	ns	
	5	t _{hold}	20	−40	ns	
	10		5	−15	ns	
	15		5	−10	ns	
Maximum clock pulse frequency	5	f _{max}	3	6	MHz	
	10		7	14	MHz	
	15		9	18	MHz	

Binary up/down counter

HEF4516B
MSIFig.6 Waveforms showing minimum pulse width for CP, set-up and hold times for \overline{CE} to CP and UP/ \overline{DN} to CP.Fig.7 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for P_n to PL.

Binary up/down counter

HEF4516B
MSI




Fig.8 Timing diagram.

SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

The '73, and 'H73, contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73, and 'H73, are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contains two independent negative-edge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the \bar{Q} output high.

The SN5473, SN54H73, and the SN54LS73A are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7473, and the SN74LS73A are characterized for operation from 0°C to 70°C .

SN5473, SN54LS73A . . . J OR W PACKAGE
SN7473 . . . N PACKAGE
SN74LS73A . . . D OR N PACKAGE
(TOP VIEW)



'73
FUNCTION TABLE

INPUTS				OUTPUTS	
CLR	CLK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H		L	L	Q_0	\bar{Q}_0
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	TOGGLE

'LS73A
FUNCTION TABLE

INPUTS				OUTPUTS	
CLR	CLK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H		L	L	Q_0	\bar{Q}_0
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	TOGGLE
H	H	X	X	Q_0	\bar{Q}_0

FOR CHIP CARRIER INFORMATION,
CONTACT THE FACTORY

SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR


SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

logic symbols†





†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


schematics of inputs and outputs



'73





'LS73



SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

logic diagrams (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (See Note 1)	7 V
Input voltage: '73	5.5 V
'LS73A	7 V
Operating free-air temperature range: SN54'	-55°C to 125°C
SN74'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

		SN5473			SN7473			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			– 0.4			– 0.4	mA
I_{OL}	Low-level output current			16			16	mA
t_w	Pulse duration	CLK high	20		20			ns
		CLK low	47		47			
		\overline{CLR} low	25		25			
t_{su}	Input setup time before CLK \uparrow	0			0			ns
t_h	Input hold time data after CLK \downarrow	0			0			ns
T_A	Operating free-air temperature	– 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN5473			SN7473			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}		$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$				– 1.5			– 1.5	V
V_{OH}		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -0.4 \text{ mA}$		2.4	3.4		2.4	3.4		V
V_{OL}		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$			0.2	0.4		0.2	0.4	V
I_I		$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$				1			1	mA
I_{IH}	J or K	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$				40			40	μA
	\overline{CLR} or CLK					80			80	
I_{IL}	J or K	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$				– 1.6			– 1.6	mA
	\overline{CLR}					– 3.2			– 3.2	
	CLK					– 3.2			– 3.2	
$I_{OS}§$		$V_{CC} = \text{MAX}$		– 20		– 57	– 18		– 57	mA
$I_{CC}¶$		$V_{CC} = \text{MAX},$ See Note 2			10	20		10	20	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time.

¶ Average per flip-flop.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ (see note 3)

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}				15	20		MHz
t_{PLH}	\overline{CLR}	\overline{Q}	$R_L = 400 \Omega, C_L = 15 \text{ pF}$		16	25	ns
t_{PHL}		Q			25	40	ns
t_{PLH}	CLK	Q or \overline{Q}			16	25	ns
t_{PHL}					25	40	ns

f_{max} = maximum clock frequency; t_{PLH} = propagation delay time, low-to-high-level output; t_{PHL} = propagation delay time, high-to-low-level output.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

		SN54LS73A			SN74LS73A			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V		
V _{IH}	High-level input voltage	2			2			V		
V _{IL}	Low-level input voltage			0.7			0.8	V		
I _{OH}	High-level output current			− 0.4			− 0.4	mA		
I _{OL}	Low-level output current			4			8	mA		
f _{clock}	Clock frequency	0		30	0		30	MHz		
t _w	Pulse duration	CLK high			20			ns		
		CLR low			20					
t _{su}	Set up time-before CLK ↓	data high or low			20			ns		
		CLR inactive			20					
t _h	Hold time-data after CLK ↓	0			0			ns		
T _A	Operating free-air temperature	− 55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS73A			SN74LS73A			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}		V _{CC} = MIN, I _I = – 18 mA				– 1.5			– 1.5	V
V _{OH}		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX, I _{OH} = – 0.4 mA		2.5	3.4		2.7	3.4		V
V _{OL}		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = 2 V, I _{OL} = 4 mA			0.25	0.4		0.25	0.4	V
		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = 2 V, I _{OL} = 8 mA						0.35	0.5	
I _I	J or K	V _{CC} = MAX, V _I = 7 V				0.1			0.1	mA
	CLR					0.3			0.3	
	CLK					0.4			0.4	
I _{IH}	J or K	V _{CC} = MAX, V _I = 2.7 V				20			20	μA
	CLR					60			60	
	CLK					80			80	
I _{IL}	J or K	V _{CC} = MAX, V _I = 0.4 V				– 0.4			– 0.4	mA
	CLR or CLK					– 0.8			– 0.8	
I _{OS} §		V _{CC} = MAX, See Note 4		– 20		– 100	– 20		– 100	mA
I _{CC} (Total)		V _{CC} = MAX, See Note 2			4	6		4	6	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			R _L = 2 kΩ, C _L = 15 pF	30	45		MHz
t _{PLH}	CLR or CLK	Q or Q̄			15	20	ns
t _{PHL}					15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

DM74LS74A

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Ordering Code:

Order Number	Package Number	Package Description
DM74LS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS85ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Inputs				Outputs	
PR	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H (Note 1)	H (Note 1)
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	\bar{Q}_0

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition

Q_0 = The output logic level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V_{CC}	Supply Voltage		4.75	5	5.25	V
V_{IH}	HIGH Level Input Voltage		2			V
V_{IL}	LOW Level Input Voltage				0.8	V
I_{OH}	HIGH Level Output Current				–0.4	mA
I_{OL}	LOW Level Output Current				8	mA
f_{CLK}	Clock Frequency (Note 3)		0		25	MHz
f_{CLK}	Clock Frequency (Note 4)		0		20	MHz
t_W	Pulse Width (Note 3)	Clock HIGH	18			ns
		Preset LOW	15			
		Clear LOW	15			
t_W	Pulse Width (Note 4)	Clock HIGH	25			ns
		Preset LOW	20			
		Clear LOW	20			
t_{SU}	Setup Time (Note 3)(Note 5)		20 [†]			ns
t_{SU}	Setup Time (Note 4)(Note 5)		25 [†]			ns
t_H	Hold Time (Note 5)(Note 6)		0 [†]			ns
T_A	Free Air Operating Temperature		0		70	°C

Note 3: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25^\circ\text{C}$, and $V_{CC} = 5\text{V}$.

Note 4: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^\circ\text{C}$, and $V_{CC} = 5\text{V}$.

Note 5: The symbol ([†]) indicates the rising edge of the clock pulse is used for reference.

Note 6: $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 7)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}$, $I_I = -18 \text{ mA}$			-1.5	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OH} = \text{Max}$ $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$	2.7	3.4		V
V_{OL}	LOW Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OL} = \text{Max}$ $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$ $I_{OL} = 4 \text{ mA}$, $V_{CC} = \text{Min}$		0.35 0.25	0.5 0.4	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}$ $V_I = 7 \text{ V}$			0.1 0.1 0.2 0.2	mA
I_{IH}	HIGH Level Input Current	$V_{CC} = \text{Max}$ $V_I = 2.7 \text{ V}$			20 20 40 40	μA
I_{IL}	LOW Level Input Current	$V_{CC} = \text{Max}$ $V_I = 0.4 \text{ V}$			-0.4 -0.4 -0.8 -0.8	mA
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 8)	-20		-100	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$ (Note 9)		4	8	mA

Note 7: All typicals are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_O = 2.125 \text{ V}$ with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


Note 9: With all outputs OPEN, I_{CC} is measured with CLOCK grounded after setting the Q and \bar{Q} outputs HIGH in turn.

Switching Characteristics




at $V_{CC} = 5 \text{ V}$ and $T_A = 25^\circ\text{C}$

Symbol	Parameter	From (Input) To (Output)	R _L = 2 kΩ				Units
			C _L = 15 pF		C _L = 50 pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or \overline{Q}		25		35	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or \overline{Q}		30		35	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q		25		35	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Preset to \overline{Q}		30		35	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clear to \overline{Q}		25		35	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		30		35	ns

Physical Dimensions inches (millimeters) unless otherwise noted



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A




DIMENSIONS ARE IN MILLIMETERS

NOTES:


- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION,
ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
FLASH, AND TIE BAR EXTRUSIONS.

M14DRevB1



**14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

DM74LS83A

4-Bit Binary Adder with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C_4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.


Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
 - Two 8-bit words 25 ns
 - Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74LS83AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram




Truth Table

Inputs				Outputs					
				When C0 = L			When C0 = H		
				When C2 = L		C2	When C2 = H		C2
A1 A3	B1 B3	A2 A4	B2 B4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$	C2 C4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$	C2 C4
L	L	L	L	L	L	L	H	L	L
H	L	L	L	L	L	L	L	H	L
L	H	L	L	H	L	L	L	H	L
L	H	L	L	L	H	L	H	H	L
H	L	L	L	L	H	L	H	H	L
H	L	H	L	H	H	L	L	L	H
L	L	H	L	H	H	L	L	L	H
L	H	H	L	L	L	H	H	H	L
H	L	H	L	H	H	L	L	L	H
H	L	L	H	H	H	L	L	L	H
L	H	L	H	L	L	H	H	L	H
L	H	H	H	L	L	H	H	L	H
H	L	H	H	H	L	H	L	H	H
H	L	L	H	H	L	H	L	H	H
L	H	H	H	H	L	H	L	H	H
H	H	H	H	L	H	H	H	H	H

H = HIGH Level, L = LOW Level

Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs $\Sigma 1$ and $\Sigma 2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma 3$, $\Sigma 4$, and C4.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			–0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = –18 mA			–1.5	V
V _{OH}	HIGH Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IL} = Max, V _{IH} = Min I _{OL} = 4 mA, V _{CC} = Min		0.35 0.25	0.5 0.4	V
I _I	Input Current @ Max Input Voltage	V _{CC} = Max V _I = 7V	A or B C0		0.2 0.1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = Max V _I = 2.7V	A or B C0		40 20	μA
I _{IL}	LOW Level Input Current	V _{CC} = Max V _I = 0.4V	A or B C0		–0.8 –0.4	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 3)	–20		–100	mA
I _{CC1}	Supply Current	V _{CC} = Max (Note 4)		19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 5)		22	39	mA

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: I_{CC1} is measured with all outputs open, all B inputs LOW and all other inputs at 4.5V, or all inputs at 4.5V.


Note 5: I_{CC2} is measured with all outputs OPEN and all inputs grounded.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^\circ C$

Symbol	Parameter	From (Input) To (Output)	R _L = 2 kΩ				Units
			C _L = 15 pF		C _L = 50 pF		
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	C0 to Σ1 or Σ2		24		28	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C0 to Σ1 or Σ2		24		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	C0 to Σ3		24		28	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C0 to Σ3		24		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	C0 to Σ4		24		28	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C0 to Σ4		24		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A _i , B _i to Σ _i		24		28	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A _i , B _i to Σ _i		24		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	C0 to C4		17		24	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C0 to C4		17		25	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A _i , B _i to C4		17		24	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A _i , B _i to C4		17		26	ns

Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

DM74LS85 4-Bit Magnitude Comparator

General Description

These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The $A > B$, $A < B$, and $A = B$ outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the $A = B$ input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

Features


- Typical power dissipation 52 mW
- Typical delay (4-bit words) 24 ns

Ordering Code:

Order Number	Package Number	Package Description
DM74LS85M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS85N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Function Table

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L

H = HIGH Level, L = LOW Level, X = Don't Care

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V_{CC}	Supply Voltage	4.75	5	5.25	V
V_{IH}	HIGH Level Input Voltage	2			V
V_{IL}	LOW Level Input Voltage			0.8	V
I_{OH}	HIGH Level Output Current			-0.4	mA
I_{OL}	LOW Level Output Current			8	mA
T_A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.5	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}$ $V_{IL} = \text{Max}, V_{IH} = \text{Min}$	2.7	3.4		V
V_{OL}	LOW Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}$ $V_{IL} = \text{Max}, V_{IH} = \text{Min}$ $I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.35 0.25	0.5 0.4	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}$ $V_I = 7 \text{ V}$	A < B A > B Others		0.1 0.1 0.3	mA
I_{IH}	HIGH Level Input Current	$V_{CC} = \text{Max}$ $V_I = 2.7 \text{ V}$	A < B A > B Others		20 20 60	μA
I_{IL}	LOW Level Input Current	$V_{CC} = \text{Max}$ $V_I = 0.4 \text{ V}$	A < B A > B Others		-0.4 -0.4 -1.2	mA
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 3)	-20		-100	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$ (Note 4)		10	20	mA

Note 2: All typicals are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4: I_{CC} is measured with all outputs OPEN, A = B grounded and all other inputs at 4.5V.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^\circ C$


Symbol	Parameter	From Input	To Output	Number of Gate Levels	$R_L = 2\text{ k}\Omega$				Units
					$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$		
					Min	Max	Min	Max	
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Any A or B Data Input	A < B, A > B	3		36		42	ns
			A = B	4		40		40	
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Any A or B Data Input	A < B, A > B	3		30		40	ns
			A = B	4		30		40	
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A < B or A = B	A > B	1		22		26	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A < B or A = B	A > B	1		17		26	ns
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A = B	A = B	2		20		25	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A = B	A = B	2		17		26	ns
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A > B or A = B	A < B	1		22		26	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A > B or A = B	A < B	1		17		26	ns

Physical Dimensions inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

DM74LS90 Decade and Binary Counters

General Description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the DM74LS90.

All of these counters have a gated zero reset and the DM74LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade or four bit binary), the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the DM74LS90 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

Features


- Typical power dissipation 45 mW
- Count frequency 42 MHz

Ordering Code:

Order Number	Package Number	Package Description
DM74LS90M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS90N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Reset/Count Truth Table

Reset Inputs				Output			
R0(1)	R0(2)	R9(1)	R9(2)	Q_D	Q_C	Q_B	Q_A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

Function Tables

BCD Count Sequence (Note 1)

Count	Output			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

Bi-Quinary (5-2) (Note 2)

Count	Output			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L


H = HIGH Level
L = LOW Level
X = Don't Care

Note 1: Output Q_A is connected to input B for BCD count.

Note 2: Output Q_D is connected to input A for bi-quinary count.

Note 3: Output Q_A is connected to input B.

Logic Diagram



The J and K inputs shown without connection are for reference only and are functionally at a high level.

Absolute Maximum Ratings(Note 4)

Supply Voltage	7V
Input Voltage (Reset)	7V
Input Voltage (A or B)	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V_{CC}	Supply Voltage	4.75	5	5.25	V
V_{IH}	HIGH Level Input Voltage	2			V
V_{IL}	LOW Level Input Voltage			0.8	V
I_{OH}	HIGH Level Output Current			-0.4	mA
I_{OL}	LOW Level Output Current			8	mA
f_{CLK}	Clock Frequency (Note 5)	A to Q_A	0	32	MHz
		B to Q_B	0	16	
f_{CLK}	Clock Frequency (Note 6)	A to Q_A	0	20	MHz
		B to Q_B	0	10	
t_W	Pulse Width (Note 5)	A	15		ns
		B	30		
		Reset	15		
t_W	Pulse Width (Note 6)	A	25		ns
		B	50		
		Reset	25		
t_{REL}	Reset Release Time (Note 5)	25			ns
t_{REL}	Reset Release Time (Note 6)	35			ns
T_A	Free Air Operating Temperature	0		70	°C

Note 5: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25^\circ\text{C}$ and $V_{CC} = 5$ V.

Note 6: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^\circ\text{C}$ and $V_{CC} = 5$ V.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 7)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}$, $I_I = -18$ mA			-1.5	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OH} = \text{Max}$ $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$	2.7	3.4		V
V_{OL}	LOW Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OL} = \text{Max}$ $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$ (Note 8)		0.35	0.5	V
		$I_{OL} = 4$ mA, $V_{CC} = \text{Min}$		0.25	0.4	
I_I	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}$, $V_I = 7$ V	Reset		0.1	mA
		$V_{CC} = \text{Max}$	A		0.2	
		$V_I = 5.5$ V	B		0.4	
I_{IH}	HIGH Level Input Current	$V_{CC} = \text{Max}$, $V_I = 2.7$ V	Reset		20	μA
			A		40	
			B		80	
I_{IL}	LOW Level Input Current	$V_{CC} = \text{Max}$, $V_I = 0.4$ V	Reset		-0.4	mA
			A		-2.4	
			B		-3.2	
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 9)	-20		-100	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$ (Note 7)		9	15	mA

Note 7: All typicals are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

Electrical Characteristics (Continued)

Note 8: Q_A outputs are tested at $I_{OL} = \text{Max}$ plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.


Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: I_{CC} is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$


Symbol	Parameter	From (Input) To (Output)	R _L = 2 kΩ				Units
			C _L = 15 pF		C _L = 50 pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	A to Q _A	32		20		MHz
		B to Q _B	16		10		
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A to Q _A		16		20	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A to Q _A		18		24	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A to Q _D		48		52	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A to Q _D		50		60	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q _B		16		23	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q _B		21		30	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q _C		32		37	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q _C		35		44	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q _D		32		36	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q _D		35		44	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	SET-9 to Q _A , Q _D		30		35	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	SET-9 to Q _B , Q _C		40		48	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	SET-0 to Any Q		40		52	ns

Physical Dimensions inches (millimeters) unless otherwise noted



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com




4-BIT SHIFT REGISTER

The SN54/74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Synchronous, Expandable Shift Right
- Synchronous Shift Left Capability
- Synchronous Parallel Load
- Separate Shift and Load Clock Inputs
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

VCC = PIN 14
GND = PIN 7

PIN NAMES

S	Mode Control Input
DS	Serial Data Input
P ₀ –P ₃	Parallel Data Inputs
CP ₁	Serial Clock (Active LOW Going Edge) Input
CP ₂	Parallel Clock (Active LOW Going Edge) Input
Q ₀ –Q ₃	Parallel Outputs (Note b)

LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.


NOTES:

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS95B


4-BIT SHIFT REGISTER LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 632-08



N SUFFIX
PLASTIC
CASE 646-06



D SUFFIX
SOIC
CASE 751A-02

ORDERING INFORMATION


SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	–55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			–0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

SN54/74LS95B

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (DS) and four Parallel (P₀–P₃) Data inputs and four Parallel Data outputs (Q₀–Q₃). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (CP₁) and (CP₂). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH, CP₂ is enabled. A HIGH to LOW transition on enabled CP₂ transfers parallel data from the P₀–P₃ inputs to the Q₀–Q₃ outputs.

When the Mode Control input (S) is LOW, CP₁ is enabled. A

HIGH to LOW transition on enabled CP₁ transfers the data from Serial input (DS) to Q₀ and shifts the data in Q₀ to Q₁, Q₁ to Q₂, and Q₂ to Q₃ respectively (right-shift). A left-shift is accomplished by externally connecting Q₃ to P₂, Q₂ to P₁, and Q₁ to P₀, and operating the LS95B in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while CP₂ is HIGH, or changing S from HIGH to LOW while CP₁ is HIGH and CP₂ is LOW will not cause any changes on the register outputs.

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS					OUTPUTS			
	S	CP ₁	CP ₂	DS	P _n	Q ₀	Q ₁	Q ₂	Q ₃
Shift	L	$\overline{\text{L}}$	X	l	X	L	q ₀	q ₁	q ₂
	L	$\overline{\text{L}}$	X	h	X	H	q ₀	q ₁	q ₂
Parallel Load	H	X	$\overline{\text{L}}$	X	P _n	P ₀	P ₁	P ₂	P ₃
Mode Change	$\overline{\text{L}}$	L	L	X	X	No Change			
	$\overline{\text{L}}$	L	L	X	X	No Change			
	$\overline{\text{L}}$	H	L	X	X	No Change			
	$\overline{\text{L}}$	H	L	X	X	Undetermined			
	$\overline{\text{L}}$	L	H	X	X	Undetermined			
	$\overline{\text{L}}$	L	H	X	X	No Change			
	$\overline{\text{L}}$	H	H	X	X	Undetermined			
	$\overline{\text{L}}$	H	H	X	X	No Change			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

l = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

P_n = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

SN54/74LS95B

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V_{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5		V	
V_{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current				20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
					0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input HIGH Current				-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current (Note 1)		-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current				21	mA	$V_{CC} = \text{MAX}$

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
f_{MAX}	Maximum Clock Frequency		25	36		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH}	CP to Output			18	27	ns	
t_{PHL}				21	32	ns	

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
t_W	CP Pulse Width		20			ns	$V_{CC} = 5.0 \text{ V}$
t_S	Data Setup Time		20			ns	
t_H	Data Hold Time		20			ns	
t_S	Mode Control Setup Time		20			ns	
t_H	Mode Control Hold Time		20			ns	

SN54/74LS95B

DESCRIPTION OF TERMS

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following

the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.




Figure 1




Figure 2

DATA SHEET

74ALS151 8-input multiplexer

Product specification

1991 Feb 08

IC05 Data Handbook

8-input multiplexer

74ALS151

FEATURES

- 8-to-1 multiplexing
- On chip decoding
- Multi-function capability
- Complementary outputs
- See 74ALS251 for 3-State version


DESCRIPTION

The 74ALS151 is a logic implementation of a single 8-position switch with the switch position controlled by the state of three select (S0, S1, S2) inputs. True (Y) and complementary (\bar{Y}) outputs are both provided.

The enable (\bar{E}) is active-Low. When \bar{E} is High, Y output is Low and the \bar{Y} output is High regardless of all other inputs.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS151	8.0ns	8.0mA

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$	
16-pin plastic DIP	74ALS151N	SOT38-4
16-pin plastic SO	74ALS151D	SOT109-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I0 – I7	Data inputs	1.0/1.0	20 μ A/0.1mA
S0 – S2	Select inputs	1.0/1.0	20 μ A/0.1mA
\bar{E}	Enable input (active-Low)	1.0/1.0	20 μ A/0.1mA
Y, \bar{Y}	Data outputs	130/240	2.6mA/24mA

NOTE: One (1.0) ALS unit load is defined as: 20 μ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



8-input multiplexer

74ALS151

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS				OUTPUTS	
S2	S1	S0	\overline{E}	Y	\overline{Y}
X	X	X	H	L	H
L	L	L	L	I0	$\overline{I0}$
L	L	H	L	I1	$\overline{I1}$
L	H	L	L	I2	$\overline{I2}$
L	H	H	L	I3	$\overline{I3}$
H	L	L	L	I4	$\overline{I4}$
H	L	H	L	I5	$\overline{I5}$
H	H	L	L	I6	$\overline{I6}$
H	H	H	L	I7	$\overline{I7}$

H = High voltage level
L = Low voltage level
X = Don't care

8-input multiplexer

74ALS151

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	−0.5 to +7.0	V
V_{IN}	Input voltage	−0.5 to +7.0	V
I_{IN}	Input current	−30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	−0.5 to V_{CC}	V
I_{OUT}	Current applied to output in Low output state	48	mA
T_{amb}	Operating free-air temperature range	0 to +70	°C
T_{stg}	Storage temperature range	−65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			−18	mA
I_{OH}	High-level output current			−2.6	mA
I_{OL}	Low-level output current			24	mA
T_{amb}	Operating free air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹		LIMITS			UNIT
				MIN	TYP ²	MAX	
V _{OH}	High-level output voltage	V _{CC} = ±10%, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = −0.4mA	V _{CC} − 2			V
			I _{OH} = MAX	2.4	3.2		V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 12mA		0.25	0.40	V
			I _{OL} = 24mA		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			−0.73	−1.5	V
I _I	Input current at minimum input voltage	V _{CC} = MAX, V _I = 7.0V				0.1	mA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V				20	μA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4V				−0.1	mA
I _O	Output current ³	V _{CC} = MAX, V _O = 2.25V		−30		−112	mA
I _{CC}	Supply current (total)	V _{CC} = MAX			8.0	12	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = 25^\circ\text{C}$.
- The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

8-input multiplexer


74ALS151

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT
			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$		
			MIN	MAX	
t_{PLH} t_{PHL}	Propagation delay In to Y	Waveform 1	3.0 5.0	12.0 12.0	ns
t_{PLH} t_{PHL}	Propagation delay In to \bar{Y}	Waveform 2	3.0 5.0	15.0 15.0	ns
t_{PLH} t_{PHL}	Propagation delay S_n to Y	Waveform 1, 2	5.0 7.0	15.0 16.0	ns
t_{PLH} t_{PHL}	Propagation delay S_n to \bar{Y}	Waveform 1, 2	5.0 5.0	15.0 16.0	ns
t_{PLH} t_{PHL}	Propagation delay E to Y	Waveform 1	4.0 4.0	12.0 12.0	ns
t_{PLH} t_{PHL}	Propagation delay E to \bar{Y}	Waveform 1	4.0 5.0	12.0 14.0	ns

AC WAVEFORMS

For all waveforms, $V_M = 1.3V$.



Waveform 1. Propagation Delay for Inverting Output



Waveform 2. Propagation Delay for Non-inverting Output

TEST CIRCUIT AND WAVEFORMS

Test Circuit for Totem-pole Outputs

Input Pulse Definition

DEFINITIONS:

R_L = Load resistor;
see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of
pulse generators.

Family	INPUT PULSE REQUIREMENTS					
	Amplitude	V_M	Rep.Rate	t_w	t_{TLH}	t_{THL}
74ALS	3.5V	1.3V	1MHz	500ns	2.0ns	2.0ns


SC00005

8-input multiplexer

74ALS151

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4




DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-4						92-11-17 95-01-14

8-input multiplexer

74ALS151

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



8-input multiplexer

74ALS151

DEFINITIONS

Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1997
All rights reserved. Printed in U.S.A.

Let's make things better.



SN74LS153

Dual 4-Input Multiplexer

The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Multifunction Capability
- Non-Inverting Outputs
- Separate Enable for Each Multiplexer
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
T _A	Operating Ambient Temperature Range	0	25	70	°C
I _{OH}	Output Current – High			–0.4	mA
I _{OL}	Output Current – Low			8.0	mA




ON Semiconductor


Formerly a Division of Motorola

<http://onsemi.com>

**LOW
POWER
SCHOTTKY**



**PLASTIC
N SUFFIX
CASE 648**




**SOIC
D SUFFIX
CASE 751B**

ORDERING INFORMATION

Device	Package	Shipping
SN74LS153N	16 Pin DIP	2000 Units/Box
SN74LS153D	16 Pin	2500/Tape & Reel

SN74LS153

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES		LOADING (Note a)	
		HIGH	LOW
S_0	Common Select Input	0.5 U.L.	0.25 U.L.
\bar{E}	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
I_0, I_1	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output	10 U.L.	5 U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.


LOGIC SYMBOL



V_{CC} = PIN 16
GND = PIN 8

SN74LS153

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS153 is a Dual 4-input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S_0 , S_1). The two 4-input multiplexer circuits have individual active LOW Enables (\bar{E}_a , \bar{E}_b) which can be used to strobe the outputs independently. When the Enables (\bar{E}_a , \bar{E}_b) are HIGH, the corresponding outputs (Z_a , Z_b) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$Z_a = \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT INPUTS		INPUTS (a or b)						OUTPUT
S_0	S_1	\bar{E}	I_0	I_1	I_2	I_3		Z
X	X	H	X	X	X	X		L
L	L	L	L	X	X	X		L
L	L	L	H	X	X	X		H
H	L	L	X	L	X	X		L
H	L	L	X	H	X	X		H
L	H	L	X	X	L	X		L
L	H	L	X	X	H	X		H
H	H	L	X	X	X	L		L
H	H	L	X	X	X	H		H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

SN74LS153

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	2.7	3.5		V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V_{OL}	Output LOW Voltage		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
			0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current (Note 1)	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			10	mA	$V_{CC} = \text{MAX}$

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output		10 17	15 26	ns	Figure 2
t_{PLH} t_{PHL}	Propagation Delay Select to Output		19 25	29 38	ns	Figure 1
t_{PLH} t_{PHL}	Propagation Delay Enable to Output		16 21	24 32	ns	Figure 2

AC WAVEFORMS




Figure 1.





Figure 2.

SN74LS153

PACKAGE DIMENSIONS

N SUFFIX
PLASTIC PACKAGE
CASE 648-08
ISSUE R



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

SN74LS153

PACKAGE DIMENSIONS

D SUFFIX PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (M–F 2:30pm to 5:00pm Munich Time)
Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (M–F 2:30pm to 5:00pm Toulouse Time)
Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (M–F 1:30pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong 800-4422-3781
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549
Phone: 81-3-5487-8345
Email: r14153@onsemi.com

Fax Response Line: 303-675-2167
800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.




DUAL 1-OF-4 DECODER/ DEMULTIPLEXER

The SN54/74LS155 and SN54/74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.

The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.

- Schottky Process for High Speed
- Multifunction Capability
- Common Address Inputs
- True or Complement Data Demultiplexing
- Input Clamp Diodes Limit High Speed Termination Effects
- ESD > 3500 Volts

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

PIN NAMES

A ₀ , A ₁	Address Inputs
E _a , E _b	Enable (Active LOW) Inputs
E _a —	Enable (Active HIGH) Input
O ₀ –O ₃	Active LOW Outputs (Note b)

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.


LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.


SN54/74LS155 SN54/74LS156

DUAL 1-OF-4 DECODER/ DEMULTIPLEXER


LS156-OPEN-COLLECTOR LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08




D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC


LOGIC SYMBOL



V_{CC} = PIN 16
GND = PIN 8

SN54/74LS155 • SN54/74LS156

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A_0, A_1) and provides four mutually exclusive active LOW outputs ($O_0 - O_3$). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input ($E_a \cdot \bar{E}_a$). In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the E_a or \bar{E}_a inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs ($\bar{E}_b \cdot E_b$). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying E_a to \bar{E}_b and relabeling the common connection as (A_2). The other \bar{E}_b and E_a are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to

AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$f = (\bar{E}_a + A_0 + A_1) \cdot (E_a + \bar{A}_0 + A_1) \cdot (E_a + A_0 + \bar{A}_1) \cdot (E_a + A_0 + A_1)$$

$$\text{where } E = E_a + \bar{E}_a; \bar{E} = \bar{E}_b + E_b$$




Figure a

TRUTH TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"				ENABLE "b"		OUTPUT "b"			
A_0	A_1	E_a	\bar{E}_a	O_0	O_1	O_2	O_3	\bar{E}_b	E_b	O_0	O_1	O_2	O_3
X	X	L	X	H	H	H	H	H	X	H	H	H	H
X	X	X	H	H	H	H	H	X	H	H	H	H	H
L	L	H	L	L	H	H	H	L	L	L	H	H	H
H	L	H	L	H	L	H	H	L	L	H	L	H	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
H	H	H	L	H	H	H	L	L	L	H	H	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

SN54/74LS155

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA
		74		0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				10	mA	V _{CC} = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

Symbol	Parameter		Limits			Unit	Test Conditions	
			Min	Typ	Max			
t _{PLH} t _{PHL}	Propagation Delay Address, E _a or E _b to Output			10 19	15 30	ns	Figure 1	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Propagation Delay Address to Output			17 19	26 30	ns	Figure 2	
t _{PLH} t _{PHL}	Propagation Delay E _a to Output			18 18	27 27	ns	Figure 1	

AC WAVEFORMS




Figure 1




Figure 2

SN54/74LS156

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V_{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T_A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V_{OH}	Output Voltage — High	54, 74			5.5	V
I_{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V_{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
I_{OH}	Output HIGH Current	54, 74			100	μA	$V_{CC} = \text{MIN}$, $V_{OH} = \text{MAX}$
V_{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current				20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
					0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current				-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{CC}	Power Supply Current				10	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
t_{PLH} t_{PHL}	Propagation Delay Address, E_A or E_B to Output			25 34	40 51	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$ $R_L = 2.0 \text{ k}\Omega$
t_{PLH} t_{PHL}	Propagation Delay Address to Output			31 34	46 51	ns	
t_{PLH} t_{PHL}	Propagation Delay E_A to Output			32 32	48 48	ns	

AC WAVEFORMS




Figure 1




Figure 2



PRESETTABLE BCD/DECADE UP/DOWN COUNTERS


PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS

The SN54/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54/74LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load (PL) input overrides counting and loads the data present on the P_n inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (CE) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control (U/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (RC) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multistage counter applications.

- Low Power . . . 90 mW Typical Dissipation
- High Speed . . . 25 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Individual Preset Inputs
- Count Enable and Up/Down Control Inputs
- Cascadable
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

PIN NAMES

CE	Count Enable (Active LOW) Input
CP	Clock Pulse (Active HIGH going edge) Input
U/D	Up/Down Count Control Input
PL	Parallel Load Control (Active LOW) Input
P_n	Parallel Data Inputs
Q_n	Flip-Flop Outputs (Note b)
RC	Ripple Clock Output (Note b)
TC	Terminal Count Output (Note b)

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOADING (Note a)


	HIGH	LOW
CE	1.5 U.L.	0.7 U.L.
CP	0.5 U.L.	0.25 U.L.
U/D	0.5 U.L.	0.25 U.L.
PL	0.5 U.L.	0.25 U.L.
P_n	0.5 U.L.	0.25 U.L.
Q_n	10 U.L.	5 (2.5) U.L.
RC	10 U.L.	5 (2.5) U.L.
TC	10 U.L.	5 (2.5) U.L.

SN54/74LS190
SN54/74LS191


**PRESETTABLE BCD/DECADE
UP/DOWN COUNTERS**
**PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTERS**
LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08




D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION


SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC

LOGIC SYMBOL



SN54/74LS190 • SN54/74LS191

STATE DIAGRAMS




LS190

LS190
 UP: $TC = Q_0 \cdot Q_3 \cdot (\overline{U/D})$
 DOWN: $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U/D)$


LS191
 UP: $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\overline{U/D})$
 DOWN: $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U/D)$

COUNT UP ————
 COUNT DOWN - - - - -



LS191

LOGIC DIAGRAMS




DECADE COUNTER
LS190

V_{CC} = PIN 16
 GND = PIN 8
 ○ = PIN NUMBERS

SN54/74LS190 • SN54/74LS191

LOGIC DIAGRAMS (continued)



V_{CC} = PIN 16
 GND = PIN 8
 ○ = PIN NUMBERS

BINARY COUNTER LS191

SN54/74LS190 • SN54/74LS191

FUNCTIONAL DESCRIPTION

The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (P₀–P₃) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state change are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the CE signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH CE transition must occur only while the clock is HIGH. Similarly, the U/D signal should only be changed when either CE or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.



The TC signal is also used internally to enable the Ripple

Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.



A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stop before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The CE input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own CE.

MODE SELECT TABLE

INPUTS				MODE
PL	CE	U/D	CP	
H	L	L		Count Up
H	L	H		Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)

RC TRUTH TABLE

INPUTS			RC OUTPUT
CE	TC*	CP	
L	H		
H	X	X	H
X	L	X	H


* TC is generated internally

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

 = LOW-to-HIGH Clock Transition

 = LOW Pulse

SN54/74LS190 • SN54/74LS191

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	−55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			−0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			−0.65	−1.5	V	V _{CC} = MIN, I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA
		74		0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current Other Inputs CE				20 60	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	Other Inputs CE				0.1 0.3	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Other Inputs CE				−0.4 −1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current (Note 1)		−20		−100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				35	mA	V _{CC} = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

SN54/74LS190 • SN54/74LS191

AC CHARACTERISTICS (T_A = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f _{MAX}	Maximum Clock Frequency	20	25		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Propagation Delay, PL to Output Q		22 33	33 50	ns	
t _{PLH} t _{PHL}	Data to Output Q		20 27	32 40	ns	
t _{PLH} t _{PHL}	Clock to $\overline{\text{RC}}$		13 16	20 24	ns	
t _{PLH} t _{PHL}	Clock to Output Q		16 24	24 36	ns	
t _{PLH} t _{PHL}	Clock to TC		28 37	42 52	ns	
t _{PLH} t _{PHL}	$\overline{\text{U/D}}$ to $\overline{\text{RC}}$		30 30	45 45	ns	
t _{PLH} t _{PHL}	$\overline{\text{U/D}}$ to TC		21 22	33 33	ns	
t _{PLH} t _{PHL}	$\overline{\text{CE}}$ to $\overline{\text{RC}}$		21 22	33 33	ns	

AC SETUP REQUIREMENTS (T_A = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t _W	CP Pulse Width	25			ns	V _{CC} = 5.0 V
t _W	PL Pulse Width	35			ns	
t _S	Data Setup Time	20			ns	
t _H	Data Hold Time	5.0			ns	
t _{rec}	Recovery Time	40			ns	

DEFINITIONS OF TERMS

SETUP TIME (t_S) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_H) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recogni-

tion. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

SN54/74LS190 • SN54/74LS191




Figure a. n-Stage Counter Using Ripple Clock




Figure b. Synchronous n-Stage Counter Using Ripple Carry/Borrow




Figure c. Synchronous n-Stage Counter with Parallel Gated Carry/Borrow

SN54/74LS190 • SN54/74LS191

AC WAVEFORMS




Figure 1





Figure 2



NOTE: PL = LOW

Figure 3




Figure 4





Figure 5



* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 6




Figure 7




Figure 8



PRESETTABLE BCD/DECADE UP/DOWN COUNTER


PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- Low Power . . . 95 mW Typical Dissipation
- High Speed . . . 40 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Master Reset and Parallel Load
- Individual Preset Inputs
- Cascading Circuitry Internally Provided
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

PIN NAMES

CP _U	Count Up Clock Pulse Input
CP _D	Count Down Clock Pulse Input
MR	Asynchronous Master Reset (Clear) Input
PL	Asynchronous Parallel Load (Active LOW) Input
P _n	Parallel Data Inputs
Q _n	Flip-Flop Outputs (Note b)
TC _D	Terminal Count Down (Borrow) Output (Note b)
TC _U	Terminal Count Up (Carry) Output (Note b)

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOADING (Note a)


HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.

SN54/74LS192
SN54/74LS193


**PRESETTABLE BCD/DECADE
UP/DOWN COUNTER**
**PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTER**
LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-08




D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION


SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC

LOGIC SYMBOL



SN54/74LS192 • SN54/74LS193

STATE DIAGRAMS



LS192

LS192 LOGIC EQUATIONS FOR TERMINAL COUNT

$$\overline{TC_U} = Q_0 \cdot Q_3 \cdot \overline{CP_U}$$


$$TC_D = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CP_D$$

LS193 LOGIC EQUATIONS FOR TERMINAL COUNT

$$\overline{TC_U} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \overline{CP_U}$$


$$TC_D = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CP_D$$

COUNT UP ————
COUNT DOWN - - - - -



LS193

LOGIC DIAGRAMS




LS192

V_{CC} = PIN 16
GND = PIN 8
○ = PIN NUMBERS

SN54/74LS192 • SN54/74LS193

LOGIC DIAGRAMS (continued)



LS193

V_{CC} = PIN 16
 GND = PIN 8
 ○ = PIN NUMBERS

SN54/74LS192 • SN54/74LS193

FUNCTIONAL DESCRIPTION

The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversible) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up ($\overline{TC_U}$) and Terminal Count Down ($\overline{TC_D}$) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause $\overline{TC_U}$ to go LOW. $\overline{TC_U}$ will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the $\overline{TC_D}$ output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P_0, P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

MODE SELECT TABLE

MR	PL	CP_U	CP_D	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	\uparrow	H	Count Up
L	H	H	\downarrow	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

\uparrow = LOW-to-HIGH Clock Transition

SN54/74LS192 • SN54/74LS193

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	−55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			−0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			−0.65	−1.5	V	V _{CC} = MIN, I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA
		74		0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current				−0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current (Note 1)		−20		−100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				34	mA	V _{CC} = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f _{MAX}	Maximum Clock Frequency	25	32		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	$\overline{\text{CP}}_{\text{U}}$ Input to TC _U Output		17 18	26 24	ns	
t _{PLH} t _{PHL}	$\overline{\text{CP}}_{\text{D}}$ Input to TC _D Output		16 15	24 24	ns	
t _{PLH} t _{PHL}	Clock to Q		27 30	38 47	ns	
t _{PLH} t _{PHL}	$\overline{\text{PL}}$ to Q		24 25	40 40	ns	
t _{PHL}	MR Input to Any Output		23	35	ns	

SN54/74LS192 • SN54/74LS193

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_W	Any Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Data Setup Time	20			ns	
t_h	Data Hold Time	5.0			ns	
t_{rec}	Recovery Time	40			ns	

DEFINITIONS OF TERMS

SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the PL transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the PL transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recogni-

tion. A negative HOLD TIME indicates that the correct logic level may be released prior to the PL transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

SN54/74LS192 • SN54/74LS193

AC WAVEFORMS




Figure 1





Figure 2



NOTE: PL = LOW

Figure 3




Figure 4





Figure 5



* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 6




Figure 7

DM74LS194A

4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (broadside) load
- Shift right (in the direction Q_A toward Q_D)
- Shift left (in the direction Q_D toward Q_A)
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S_0 and S_1 , HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S_0 is HIGH and S_1 is LOW. Serial data for this mode is entered at the shift-right data input. When S_0 is LOW and S_1 is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

Features


- Parallel inputs and outputs
- Four operating modes:
 - Synchronous parallel load
 - Right shift
 - Left shift
 - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear

Ordering Code:

Order Number	Package Number	Package Description
DM74LS194AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS194AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Inputs									Outputs				
Clear	Mode		Clock	Serial		Parallel				Q _A	Q _B	Q _C	Q _D
	S1	S0		Left	Right	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

H = HIGH Level (steady state)

L = LOW Level (steady state)

X = Don't Care (any input, including transitions)


↑ = Transition from LOW-to-HIGH level

a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = The level of Q_A, Q_B, Q_C, respectively, before the most-recent ↑ transition of the clock.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V_{CC}	Supply Voltage	4.75	5	5.25	V
V_{IH}	HIGH Level Input Voltage	2			V
V_{IL}	LOW Level Input Voltage			0.8	V
I_{OH}	HIGH Level Output Current			–0.4	mA
I_{OL}	LOW Level Output Current			8	mA
f_{CLK}	Clock Frequency (Note 2)	0		25	MHz
	Clock Frequency (Note 3)	0		20	
t_W	Pulse Width (Note 4)	Clock	20		ns
		Clear	20		
t_{SU}	Setup Time (Note 4)	Mode	30		ns
		Data	20		
t_H	Hold Time (Note 4)	0			ns
t_{REL}	Clear Release Time (Note 4)	25			ns
T_A	Free Air Operating Temperature	0		70	°C

Note 2: $C_L = 15$ pF, $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Note 4: $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}$, $I_I = -18$ mA			–1.5	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OH} = \text{Max}$ $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$	2.7	3.4		V
V_{OL}	LOW Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OL} = \text{Max}$ $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$		0.35	0.5	V
		$I_{OL} = 4$ mA, $V_{CC} = \text{Min}$			0.4	
I_I	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}$, $V_I = 7\text{V}$			0.1	mA
I_{IH}	HIGH Level Input Current	$V_{CC} = \text{Max}$, $V_I = 2.7\text{V}$			20	μA
I_{IL}	LOW Level Input Current	$V_{CC} = \text{Max}$, $V_I = 0.4\text{V}$			–0.4	mA
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 6)	–20		–100	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$ (Note 7)		15	23	mA

Note 5: All typicals are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^\circ C$

Symbol	Parameter	From (Input) To (Output)	$C_L = 50 \text{ pF}, R_L = 2 \text{ k}\Omega$		Units
			Min	Max	
f_{MAX}	Maximum Clock Frequency		20		MHz
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q		26	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q		35	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Output	Clear to Any Q		38	ns


Note 8: All typicals are at $V_{CC} = 5V$, $T_A = 25^\circ C$.

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 10: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.

Timing Diagram

Typical Clear, Load, Right-Shift, Left-Shift, Inhibit, and Clear Sequences



Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

[illegible]

6

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT4511 BCD to 7-segment latch/decoder/driver

Product specification
File under Integrated Circuits, IC06

December 1990

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

FEATURES

- Latch storage of BCD inputs
- Blanking input
- Lamp test input
- Driving common cathode LED displays
- Guaranteed 10 mA drive capability per output
- Output capability: non-standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT4511 are high-speed Si-gate CMOS devices and are pin compatible with "4511" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4511 are BCD to 7-segment latch/decoder/drivers with four address inputs (D₁ to D₄), an active LOW latch enable input ($\overline{\text{LE}}$), an active LOW

ripple blanking input ($\overline{\text{BI}}$), an active LOW lamp test input ($\overline{\text{LT}}$), and seven active HIGH segment outputs (Q_a to Q_g).

When $\overline{\text{LE}}$ is LOW, the state of the segment outputs (Q_a to Q_g) is determined by the data on D₁ to D₄.

When $\overline{\text{LE}}$ goes HIGH, the last data present on D₁ to D₄ are stored in the latches and the segment outputs remain stable.

When $\overline{\text{LT}}$ is LOW, all the segment outputs are HIGH independent of all other input conditions. With $\overline{\text{LT}}$ HIGH, a LOW on $\overline{\text{BI}}$ forces all segment outputs LOW. The inputs $\overline{\text{LT}}$ and $\overline{\text{BI}}$ do not affect the latch circuit.

APPLICATIONS

- Driving LED displays
- Driving incandescent displays
- Driving fluorescent displays
- Driving LCD displays
- Driving gas discharge displays

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay	C _L = 15 pF; V _{CC} = 5 V			
	D _n to Q _n		24	24	ns
	$\overline{\text{LE}}$ to Q _n		23	24	ns
	$\overline{\text{BI}}$ to Q _n		19	20	ns
	$\overline{\text{LT}}$ to Q _n		12	13	ns
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	64	64	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

∑ (C_L × V_{CC}² × f_o) = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}

For HCT the condition is V_I = GND to V_{CC} – 1.5 V

BCD to 7-segment latch/decoder/driver




74HC/HCT4511

ORDERING INFORMATION

See “74HC/HCT/HCU/HCMOS Logic Package Information”.


PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3	$\overline{\text{LT}}$	lamp test input (active LOW)
4	$\overline{\text{BI}}$	ripple blanking input (active LOW)
5	$\overline{\text{LE}}$	latch enable input (active LOW)
7, 1, 2, 6	D ₁ to D ₄	BCD address inputs
8	GND	ground (0 V)
13, 12, 11, 10, 9, 15, 14	Q _a to Q _g	segments outputs
16	V _{CC}	positive supply voltage



BCD to 7-segment latch/decoder/driver

74HC/HCT4511



FUNCTION TABLE

INPUTS							OUTPUTS							DISPLAY
LE	BI	LT	D4	D3	D2	D1	Qa	Qb	Qc	Qd	Qe	Qf	Qg	
X	X	L	X	X	X	X	H	H	H	H	H	H	H	8
X	L	H	X	X	X	X	L	L	L	L	L	L	L	blank
L	H	H	L	L	L	L	H	H	H	H	H	H	L	0
L	H	H	L	L	L	H	L	H	H	L	L	L	L	1
L	H	H	L	L	H	L	H	H	L	H	H	L	H	2
L	H	H	L	L	H	H	H	H	H	H	L	L	H	3
L	H	H	L	H	L	L	L	H	H	L	L	H	H	4
L	H	H	L	H	L	H	H	L	H	H	L	H	H	5
L	H	H	L	H	H	L	L	L	H	H	H	H	H	6
L	H	H	L	H	H	H	H	H	H	L	L	L	L	7
L	H	H	H	L	L	L	H	H	H	H	H	H	H	8
L	H	H	H	L	L	H	H	H	H	L	L	H	H	9
L	H	H	H	L	H	L	L	L	L	L	L	L	L	blank
L	H	H	H	L	H	H	L	L	L	L	L	L	L	blank
L	H	H	H	H	L	L	L	L	L	L	L	L	L	blank
L	H	H	H	H	L	H	L	L	L	L	L	L	L	blank
L	H	H	H	H	H	L	L	L	L	L	L	L	L	blank
L	H	H	H	H	H	H	L	L	L	L	L	L	L	blank
H	H	H	X	X	X	X	(1)							(1)

- Note**
1. Depends upon the BCD-code applied during the LOW-to-HIGH transition of LE.
H = HIGH voltage level
L = LOW voltage level
X = don't care

BCD to 7-segment latch/decoder/driver

74HC/HCT4511




Fig.5 Logic diagram.




Fig.6 Segment designation.




Fig.7 Display.

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard, excepting V_{OH} which is given below

I_{CC} category: MSI

Non-standard DC characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS		
		74HC								V _{CC} (V)	V _I	–I _o (mA)
		+25			–40 to +85		–40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V _{OH}	HIGH level output voltage	3.98 3.60			3.84 3.35		3.70 3.10		V	4.5	V _{IH} or V _{IL}	7.5 10.0
V _{OH}	HIGH level output voltage	5.60 5.48 4.80			5.45 5.34 4.50		5.35 5.20 4.20		V	6.0	V _{IH} or V _{IL}	7.5 10.0 15.0

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		77 28 22	300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig.8
t _{PHL} / t _{PLH}	propagation delay LE to Q _n		74 27 22	270 54 46		330 68 58		405 81 69	ns	2.0 4.5 6.0	Fig.9
t _{PHL} / t _{PLH}	propagation delay BI to Q _n		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.10
t _{PHL} / t _{PLH}	propagation delay LT to Q _n		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.8
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8, 9 and 10
t _W	latch enable pulse width LOW	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.9
t _{su}	set-up time D _n to LE	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.11
t _h	hold time D _n to LE	0 0 0	−11 −4 −3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.11

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard, excepting V_{OH} which is given below

I_{CC} category: MSI

Non-standard DC characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS		
		74HCT								V _{CC} (V)	V _I	-I _o (mA)
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V _{OH}	HIGH level output voltage	3.98 3.60			3.84 3.35		3.70 3.10		V	4.5	V _{IH} or V _{IL}	7.5 10.0

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
\overline{LT} , \overline{LE}	1.50
\overline{BI} , D_n	0.30

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

AC CHARACTERISTICS FOR 74HCT


GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		28	60		75		90	ns	4.5	Fig.8
t _{PHL} / t _{PLH}	propagation delay \overline{LE} to Q _n		27	54		68		81	ns	4.5	Fig.9
t _{PHL} / t _{PLH}	propagation delay BI to Q _n		23	44		55		66	ns	4.5	Fig.10
t _{PHL} / t _{PLH}	propagation delay \overline{LT} to Q _n		16	30		38		45	ns	4.5	Fig.8
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Figs 8, 9 and 10
t _W	latch enable pulse width LOW	16	5		20		24		ns	4.5	Fig.9
t _{su}	set-up time D _n to \overline{LE}	12	5		15		18		ns	4.5	Fig.11
t _h	hold time D _n to \overline{LE}	0	−4		0		0		ns	4.5	Fig.11

BCD to 7-segment latch/decoder/driver


74HC/HCT4511

AC WAVEFORMS




- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.8 Waveforms showing the input (D_n, \overline{LT}) to output (Q_n) propagation delays and the output transition times.




- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.9 Waveforms showing the input (\overline{LE}) to output (Q_n) propagation delays and the latch enable pulse width.



- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.10 Waveforms showing the input (\overline{BI}) to output (Q_n) propagation delays.



The shaded areas indicate when the input is permitted to change for predictable output performance.

- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.11 Waveforms showing the data set-up and hold times for D_n input to \overline{LE} input.

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

APPLICATION DIAGRAMS




Fig.12 Connection to common cathode LED display readout.





Fig.13 Connection to common anode LED display readout.



(1) A filament pre-warm resistor to reduce thermal shock and to increase effective cold resistance of the filament is recommended.

Fig.14 Connection to incandescent display readout.




Fig.15 Connection to fluorescent display readout.




Fig.16 Connection to gas discharge display readout.




Fig.17 Connection to LCD display readout.
(Direct DC drive is not recommended as it can shorten the life of LCD displays).

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

PACKAGE OUTLINES

See *"74HC/HCT/HCU/HCMOS Logic Package Outlines"*.

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4001B

gates

Quadruple 2-input NOR gate

Product specification
File under Integrated Circuits, IC04

January 1995

Quadruple 2-input NOR gate

HEF4001B gates

DESCRIPTION

The HEF4001B provides the positive quadruple 2-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

- HEF4001BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4001BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4001BT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America




Fig.3 Logic diagram (one gate).

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications

Quadruple 2-input NOR gate

HEF4001B gates

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP	MAX		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	60	120	ns	$33 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		25	50	ns	$14 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		20	40	ns	$12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5	t_{PLH}	50	100	ns	$23 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		25	45	ns	$14 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		20	35	ns	$12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times HIGH to LOW	5	t_{THL}	60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5	t_{TLH}	60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$1100 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$5000 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$14\,200 f_i + \sum (f_o C_L) \times V_{DD}^2$	

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4011B

gates

Quadruple 2-input NAND gate

Product specification
File under Integrated Circuits, IC04




January 1995

Quadruple 2-input NAND gate

HEF4011B
gates

DESCRIPTION

The HEF4011B provides the positive quadruple 2-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



- HEF4011BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4011BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4011BT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications

Quadruple 2-input NAND gate

HEF4011B gates

AC CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ °C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	TYP	MAX		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$	5	$t_{PHL}; t_{PLH}$	55	110	ns	28 ns + (0,55 ns/pF) C_L
	10		25	45	ns	14 ns + (0,23 ns/pF) C_L
	15		20	35	ns	12 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t_{THL}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L
LOW to HIGH	5	t_{TLH}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$1300 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$6000 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$20\ 100 f_i + \sum (f_o C_L) \times V_{DD}^2$	

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4023B **gates** Triple 3-input NAND gate

Product specification
File under Integrated Circuits, IC04




January 1995

Triple 3-input NAND gate

HEF4023B gates

DESCRIPTION

The HEF4023B provides the positive triple 3-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



- HEF4023BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4023BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4023BT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications

Triple 3-input NAND gate

HEF4023B
gates

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	65	135	ns	38 ns + (0,55 ns/pF) C_L
	10		25	50	ns	14 ns + (0,23 ns/pF) C_L
	15		15	30	ns	7 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	65	130	ns	38 ns + (0,55 ns/pF) C_L
	10		30	60	ns	19 ns + (0,23 ns/pF) C_L
	15		25	45	ns	17 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t_{THL}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L
	5	t_{TLH}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$1200 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$5500 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$16\,400 f_i + \sum (f_o C_L) \times V_{DD}^2$	

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4027B **flip-flops** Dual JK flip-flop

Product specification
File under Integrated Circuits, IC04



January 1995

Dual JK flip-flop

HEF4027B
flip-flops

DESCRIPTION

The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (S_D), clear direct (C_D), clock (CP) inputs and outputs (O, \bar{O}). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (C_D) and set-direct (S_D) are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.



FUNCTION TABLES

INPUTS					OUTPUTS	
S_D	C_D	CP	J	K	O	\bar{O}
H	L	X	X	X	H	L
L	H	X	X	X	L	H
H	H	X	X	X	H	H

INPUTS					OUTPUTS	
S_D	C_D	CP	J	K	O_{n+1}	\bar{O}_{n+1}
L	L	\nearrow	L	L	no change	
L	L	\nearrow	H	L	H	L
L	L	\nearrow	L	H	L	H
L	L	\nearrow	H	H	\bar{O}_n	O_n

Notes

1. H = HIGH state (the more positive voltage)
- L = LOW state (the less positive voltage)
- X = state is immaterial
- \nearrow = positive-going transition
- O_{n+1} = state after clock positive transition

PINNING

- J,K synchronous inputs
- CP clock input (L to H edge-triggered)
- S_D asynchronous set-direct input (active HIGH)
- C_D asynchronous clear-direct input (active HIGH)
- O true output
- \bar{O} complement output

- HEF4027BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4027BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4027BT(D): 16-lead SO; plastic (SOT109-1)
- () : Package Designator North America

FAMILY DATA, I_{DD} LIMITS category FLIP-FLOPS

See Family Specifications

Dual JK flip-flop

HEF4027B
flip-flops




Fig.3 Logic diagram (one flip-flop).

AC CHARACTERISTICS

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays						
CP → O, \overline{O}	5			105	210 ns	78 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		40	80 ns	29 ns + (0,23 ns/pF) C _L
	15			30	60 ns	22 ns + (0,16 ns/pF) C _L
	5			85	170 ns	58 ns + (0,55 ns/pF) C _L
LOW to HIGH	10	t _{PLH}		35	70 ns	27 ns + (0,23 ns/pF) C _L
	15			30	60 ns	22 ns + (0,16 ns/pF) C _L
S _D → O	5			70	140 ns	43 ns + (0,55 ns/pF) C _L
LOW to HIGH	10	t _{PLH}		30	60 ns	19 ns + (0,23 ns/pF) C _L
	15			25	50 ns	17 ns + (0,16 ns/pF) C _L
C _D → O	5			120	240 ns	93 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		45	90 ns	33 ns + (0,23 ns/pF) C _L
	15			35	70 ns	27 ns + (0,16 ns/pF) C _L
S _D → \overline{O}	5			140	280 ns	113 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	t _{PHL}		55	110 ns	44 ns + (0,23 ns/pF) C _L
	15			40	80 ns	32 ns + (0,16 ns/pF) C _L

Dual JK flip-flop

HEF4027B
flip-flops

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
C _D → \overline{O} LOW to HIGH	5 10 15	t _{PLH}		75 35 25	150 ns 70 ns 50 ns	48 ns + (0,55 ns/pF) C _L 24 ns + (0,23 ns/pF) C _L 17 ns + (0,16 ns/pF) C _L
Output transition times HIGH to LOW	5 10 15	t _{THL}		60 30 20	120 ns 60 ns 40 ns	10 ns + (1,0 ns/pF) C _L 9 ns + (0,42 ns/pF) C _L 6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5 10 15	t _{TLH}		60 30 20	120 ns 60 ns 40 ns	10 ns + (1,0 ns/pF) C _L 9 ns + (0,42 ns/pF) C _L 6 ns + (0,28 ns/pF) C _L
Set-up time J,K → CP	5 10 15	t _{su}	50 30 20	25 10 5	ns ns ns	see also waveforms Figs 4 and 5
Hold time J,K → CP	5 10 15	t _{hold}	25 20 15	0 0 5	ns ns ns	
Minimum clock pulse width; LOW	5 10 15	t _{WCPL}	80 30 24	40 15 12	ns ns ns	
Minimum S _D , C _D pulse width; HIGH	5 10 15	t _{WSDH} , t _{WCDH}	90 40 30	45 20 15	ns ns ns	
Recovery time for S _D , C _D	5 10 15	t _{RSD} , t _{RCD}	20 15 10	-15 -10 -5	ns ns ns	
Maximum clock pulse frequency J = K = HIGH	5 10 15	f _{max}	4 12 15	8 25 30	MHz MHz MHz	

	V _{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5 10 15	900 f _i + Σ (f _o C _L) × V _{DD} ² 4 500 f _i + Σ (f _o C _L) × V _{DD} ² 13 200 f _i + Σ (f _o C _L) × V _{DD} ²	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF) Σ (f _o C _L) = sum of outputs V _{DD} = supply voltage (V)

Dual JK flip-flop


HEF4027B
flip-flops

Fig.4 Waveforms showing set-up times, hold times and minimum clock pulse width. Set-up and hold times are shown as positive values but may be specified as negative values.




Fig.5 Waveforms showing recovery times for S_D and C_D ; minimum S_D and C_D pulse widths.

APPLICATION INFORMATION

Some examples of applications for the HEF4027B are:

- Registers
- Counters
- Control circuits

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4047B

MSI

Monostable/astable multivibrator

Product specification
File under Integrated Circuits, IC04

January 1995

Monostable/astable multivibrator

HEF4047B
MSI

DESCRIPTION

The HEF4047B consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external counting options.

Inputs include + TRIGGER, – TRIGGER, ASTABLE, $\overline{\text{ASTABLE}}$, RETRIGGER and MR (Master Reset).

Buffered outputs are O, $\overline{\text{O}}$ and OSCILLATOR OUTPUT. In all modes of operation an external capacitor (C_t) must be connected between C_{TC} and R_{TC} , and an external resistor (R_t) must be connected between R_{TC} and R_{TC} (continued on next page).




Fig.1 Functional diagram.

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications


Monostable/astable multivibrator

HEF4047B
MSI

Astable operation is enabled by a HIGH level on the ASTABLE input. The period of the square wave at O and \bar{O} outputs is a function of the external components employed. 'True' input pulses on the ASTABLE or 'complement' pulses on the $\overline{\text{ASTABLE}}$ input, allow the circuit to be used as a gatable multivibrator. The OSCILLATOR OUTPUT period will be half of the O output in the astable mode. However, a 50% duty factor is not guaranteed at this output.

In the monostable mode, positive edge-triggering is accomplished by applying a leading-edge pulse to the + TRIGGER input and a LOW level to the – TRIGGER input. For negative edge-triggering, a trailing-edge pulse is applied to the – TRIGGER and a HIGH level to the + TRIGGER. Input pulses may be of any duration relative to the output pulse. The multivibrator can be retriggered (on the leading-edge only) by applying a common pulse to both the RETRIGGER and + TRIGGER inputs. In this mode the output pulse remains HIGH as long as the input pulse period is shorter than the period determined by the RC components.


An external count down option can be implemented by coupling O to an external 'N' counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the $\overline{\text{ASTABLE}}$ input and has a duration equal to N times the period of the multivibrator. A HIGH level on the MR input assures no output pulse during an ON-power condition. This input can also be activated to terminate the output pulse at any time. In the monostable mode, a HIGH level or power-ON reset pulse must be applied to MR, whenever V_{DD} is applied.



- HEF4047BP(N): 14-lead DIL; plastic (SOT27-1)
 HEF4047BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
 HEF4047BT(D): 14-lead SO; plastic (SOT108-1)
 (): Package Designator North America

Monostable/astable multivibrator

HEF4047B
MSI



(1) Special input protection that allows operating input voltages outside the supply voltage lines. Compared to the standard input protection pin 3 is more sensitive to static discharge; extra handling precautions are recommended.

Fig.3 Logic diagram.

Monostable/astable multivibrator

HEF4047B
MSI

FUNCTIONAL CONNECTIONS

FUNCTION	PINS CONNECTED TO			OUTPUT PULSE FROM PINS	OUTPUT PERIOD OR PULSE WIDTH
	V _{DD}	V _{SS}	INPUT PULSE		
astable multivibrator					
free running	4, 5, 6, 14	7, 8, 9, 12	–	10, 11, 13	at pins 10, 11:
true gating	4, 6, 14	7, 8, 9, 12	5	10, 11, 13	$t_A = 4,40 R_t C_t$
complement gating	6, 14	5, 7, 8, 9, 12	4	10, 11, 13	at pin 13: $t_A = 2,20 R_t C_t$
monostable multivibrator					
pos. edge-triggering	4, 14	5, 6, 7, 9, 12	8	10, 11	at pins 10, 11: $t_M = 2,48 R_t C_t$
neg. edge-triggering	4, 8, 14	5, 7, 9, 12	6	10, 11	
retriggerable	4, 14	5, 6, 7, 9	8, 12	10, 11	
external count down ⁽¹⁾	14	5, 6, 7, 8, 9, 12	–	10, 11	

Notes

1. Input pulse to RESET of external counting chip; external counting chip output to pin 4.
2. In all cases, external resistor between pins 2 and 3, external capacitor between pins 1 and 3.

DC CHARACTERISTICS

V_{SS} = 0 V; inputs at V_{SS} or V_{DD}

	V _{DD} V	SYMBOL	T _{amb} (°C)				
			–40 MAX.	+ 25 MIN.	+ 85 MAX.	MAX.	
Leakage current pin 3; output transistor OFF	15	I ₃	0,3	–	0,3	1 μA	pin 3 at V _{DD} or V _{SS}

Monostable/astable multivibrator

HEF4047B
MSI

AC CHARACTERISTICS

 $V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays						
ASTABLE, $\overline{\text{ASTABLE}} \rightarrow \text{OSC. OUTPUT}$	5			95	190	68 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		45	90	43 ns + (0,23 ns/pF) C_L
	15			30	60	22 ns + (0,16 ns/pF) C_L
LOW to HIGH	5	t_{PLH}		85	170	58 ns + (0,55 ns/pF) C_L
	10			40	80	29 ns + (0,23 ns/pF) C_L
	15			30	60	22 ns + (0,16 ns/pF) C_L
ASTABLE, $\overline{\text{ASTABLE}} \rightarrow O, \overline{O}$	5			150	300	123 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		65	130	54 ns + (0,23 ns/pF) C_L
	15			50	100	42 ns + (0,16 ns/pF) C_L
LOW to HIGH	5	t_{PLH}		130	260	103 ns + (0,55 ns/pF) C_L
	10			60	120	49 ns + (0,23 ns/pF) C_L
	15			45	90	37 ns + (0,16 ns/pF) C_L
+/- TRIGGER $\rightarrow O, \overline{O}$	5			160	320	133 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		65	130	54 ns + (0,23 ns/pF) C_L
	15			50	100	42 ns + (0,16 ns/pF) C_L
LOW to HIGH	5	t_{PLH}		155	310	128 ns + (0,55 ns/pF) C_L
	10			65	130	54 ns + (0,23 ns/pF) C_L
	15			50	100	42 ns + (0,16 ns/pF) C_L
+ TRIGGER, RETRIGGER $\rightarrow \overline{O}$	5			65	130	38 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		30	60	19 ns + (0,23 ns/pF) C_L
	15			25	50	17 ns + (0,16 ns/pF) C_L
+ TRIGGER, RETRIGGER $\rightarrow O$	5			95	190	68 ns + (0,55 ns/pF) C_L
LOW to HIGH	10	t_{PLH}		40	80	29 ns + (0,23 ns/pF) C_L
	15			30	60	22 ns + (0,16 ns/pF) C_L
MR $\rightarrow O$	5			100	200	83 ns + (0,55 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		45	90	34 ns + (0,23 ns/pF) C_L
	15			35	70	27 ns + (0,16 ns/pF) C_L
MR $\rightarrow \overline{O}$	5			100	200	83 ns + (0,55 ns/pF) C_L
LOW to HIGH	10	t_{PLH}		45	90	34 ns + (0,23 ns/pF) C_L
	15			35	70	27 ns + (0,16 ns/pF) C_L
Output transition times	5			60	120	10 ns + (1,0 ns/pF) C_L
HIGH to LOW	10	t_{THL}		30	60	9 ns + (0,42 ns/pF) C_L
	15			20	40	6 ns + (0,28 ns/pF) C_L
LOW to HIGH	5	t_{TLH}		60	120	10 ns + (1,0 ns/pF) C_L
	10			30	60	9 ns + (0,42 ns/pF) C_L
	15			20	40	6 ns + (0,28 ns/pF) C_L

Monostable/astable multivibrator

HEF4047B
MSI

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum MR pulse width; HIGH	5	t _{WMRH}	60	30		
	10		30	15		
	15		20	10		
Minimum input pulse width; any input except MR	5	t _W	220	110		
	10		100	50		
	15		70	35		

APPLICATION INFORMATION**General features:**

- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required

Monostable multivibrator features:

- Positive- or negative-edge triggering
- Output pulse width independent of trigger pulse duration
- Retriggerable option for pulse-width expansion
- Long pulse width possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%

Astable multivibrator features:

- Free-running or gatable operating modes
- 50% duty cycle
- Oscillator output available


Monostable/astable multivibrator

HEF4047B
MSI

1. Astable mode design information

a. Unit-to-unit transfer-voltage variations

The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (V_{TR}) shift for free running (astable) operation.



$$t_1 = -R_t C_t \ln \frac{V_{TR}}{V_{DD} + V_{TR}}$$

$$t_2 = -R_t C_t \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}}$$

$$t_A = 2(t_1 + t_2) = -2R_t C_t \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(V_{DD} + V_{TR})(2V_{DD} - V_{TR})}, \text{ where } t_A = \text{Astable mode pulse width.}$$

Values for t_A are:

	typ. : $V_{TR} = 0,5 V_{DD}$;	$t_A = 4,40 R_t C_t$
$V_{DD} = 5 \text{ or } 10 \text{ V}$	min. : $V_{TR} = 0,3 V_{DD}$;	$t_A = 4,71 R_t C_t$
	max.: $V_{TR} = 0,7 V_{DD}$;	$t_A = 4,71 R_t C_t$
$V_{DD} = 15 \text{ V}$	min. : $V_{TR} = 4 \text{ V}$;	$t_A = 4,84 R_t C_t$
	max.: $V_{TR} = 11 \text{ V}$;	$t_A = 4,84 R_t C_t$


thus if $t_A = 4,40 R_t C_t$ is used, the maximum variation will be (+ 7,0%; -0,0%) at 10 V.

Monostable/astable multivibrator

HEF4047B
MSI

b. Variations due to changes in V_{DD}

In addition to variations from unit-to-unit, the astable period may vary as a function of frequency with respect to V_{DD} . Typical variations are presented graphically in Figs 5 and 6 with 10 V as a reference.



CURVE	f_o kHz	C_t pF	R_t k Ω
A	10	100	220
B	5	100	470
C	1	1000	220

Monostable/astable multivibrator

HEF4047B
MSI




Fig.6 Typical O and \bar{O} period accuracy as a function of supply voltage; astable mode; $T_{amb} = 25\text{ }^{\circ}\text{C}$.


CURVE	f_O kHz	C_t pF	R_t k Ω
A	500	10	47
B	225	100	10
C	100	100	22
D	50	100	47

Monostable/astable multivibrator

HEF4047B
MSI

2. Monostable mode design information

The following analysis presents worst case variations from unit-to-unit as a function of transfer-voltage (V_{TR}) shift for one-shot (monostable) operation.



$$t_1' = -R_t C_t \ln \frac{V_{TR}}{2V_{DD}}$$

$$t_M = (t_1' + t_2)$$

$$t_M = -R_t C_t \ln \frac{(V_{TR}) (V_{DD} - V_{TR})}{(2V_{DD} - V_{TR}) (2V_{DD})}, \text{ where } t_M = \text{Monostable mode pulse width.}$$

Values for t_M are:

$V_{DD} = 5 \text{ to } 10 \text{ V}$	typ. :	$V_{TR} = 0,5 V_{DD}; t_M = 2,48 R_t C_t$
	min. :	$V_{TR} = 0,3 V_{DD}; t_M = 2,78 R_t C_t$
	max.: :	$V_{TR} = 0,7 V_{DD}; t_M = 2,52 R_t C_t$
$V_{DD} = 15 \text{ V}$	min. :	$V_{TR} = 4 \text{ V}; t_M = 2,88 R_t C_t$
	max.: :	$V_{TR} = 11 \text{ V}; t_M = 2,56 R_t C_t$

Note

1. In the astable mode, the first positive half cycle has a duration of t_M ; succeeding durations are $\frac{1}{2} t_A$.

thus if $t_M = 2,48 R_t C_t$ is used, the maximum variation will be (+ 12%; -0,0%) at 10 V.

Monostable/astable multivibrator

HEF4047B
MSI

3. Retrigger mode operation

The HEF4047B can be used in the retrigger mode to extend the output pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to pins 8 and 12, and the output is taken from pin 10 or 11. Normal monostable action is obtained when one retrigger pulse is applied (Fig.8). Extended pulse duration is obtained when more than one pulse is applied. For two input pulses, $t_{RE} = t_1' + t_1 + 2t_2$. For more than two pulses, t_{RE} (output O), terminates at some variable time, t_D , after the termination of the last retrigger pulse; t_D is variable because t_{RE} (output O) terminates after the second positive edge of the oscillator output appears at flip-flop 4.




Fig.8 Retrigger mode waveforms.

4. External counter option

Time t_M can be extended by any amount with the use of external counting circuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig.9.

The pulse duration at the output is: $t_{ext} = (N - 1) (t_A) + (t_M + 1/2 t_A)$

Where t_{ext} = pulse duration of the circuitry, and N is the number of counts used.




Fig.9 Implementation of external counter option.

Monostable/astable multivibrator
HEF4047B
MSI

5. Timing component limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i.e. the parallel resistance of the capacitor should be an order of magnitude greater than the external resistor used).

There is no upper or lower limit for either R_t or C_t value to maintain oscillation.

However, in consideration of accuracy, C_t must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account).

R_t must be much larger than the LOC MOS 'ON' resistance in series with it, which typically is hundreds of ohms.

The recommended values for R_t and C_t to maintain agreement with previously calculated formulae without trimming should be:

$$C_t \geq 100 \text{ pF, up to any practical value,}$$

$$10 \text{ k}\Omega \leq R_t \leq 1 \text{ M}\Omega.$$

6. Power consumption

In the standby mode (monostable or astable), power dissipation will be a function of leakage current in the circuit.

For dynamic operation, the power needed to charge the external timing capacitor C_t is given by the following formulae:

Astable mode:	$P = 2 C_t V^2 f$ (f at output pin 13)
---------------	--

	$P = 4 C_t V^2 f$ (f at output pins 10 and 11)
--	--

Monostable mode:	$P = \frac{(2,9 C_t V^2)(\text{duty cycle})}{T}$ (f at output pins 10 and 11)
------------------	---

Because the power dissipation does not depend on R_t , a design for minimum power dissipation would be a small value of C_t . The value of R would depend on the desired period (within the limitations discussed previously).

Typical power consumption in astable mode is shown in Figs 10, 11 and 12.

Monostable/astable multivibrator

HEF4047B
MSI




Fig.10 Power consumption as a function of the output frequency at O or $\overline{\text{O}}$; $V_{\text{DD}} = 5 \text{ V}$; astable mode.




Fig.11 Power consumption as a function of the output frequency at O or $\overline{\text{O}}$; $V_{\text{DD}} = 10 \text{ V}$; astable mode.

Monostable/astable multivibrator


HEF4047B
MSI

Fig.12 Power consumption as a function of the output frequency at O or $\overline{\text{O}}$; $V_{DD} = 15 \text{ V}$; astable mode.

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4069UB **gates** **Hex inverter**

Product specification
File under Integrated Circuits, IC04



January 1995

Hex inverter


HEF4069UB
gates

DESCRIPTION

The HEF4069UB is a general purpose hex inverter. Each of the six inverters is a single stage.



- HEF4069UBP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4069UBD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4069UBT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America



FAMILY DATA, I_{DD} LIMITS category GATES
See Family Specifications for V_{IH}/V_{IL} unbuffered stages

Hex inverter

HEF4069UB
gates

AC CHARACTERISTICS




$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW LOW to HIGH	5	t_{PHL}	45	90 ns	18 ns + (0,55 ns/pF) C_L
	10		20	40 ns	9 ns + (0,23 ns/pF) C_L
	15		15	25 ns	7 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	40	80 ns	13 ns + (0,55 ns/pF) C_L
	10		20	40 ns	9 ns + (0,23 ns/pF) C_L
	15		15	30 ns	7 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW LOW to HIGH	5	t_{THL}	60	120 ns	10 ns + (1,0 ns/pF) C_L
	10		30	60 ns	9 ns + (0,42 ns/pF) C_L
	15		20	40 ns	6 ns + (0,28 ns/pF) C_L
	5	t_{TLH}	60	120 ns	10 ns + (1,0 ns/pF) C_L
	10		30	60 ns	9 ns + (0,42 ns/pF) C_L
	15		20	40 ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$600 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$4\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$22\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	

Hex inverter

HEF4069UB
gates




Hex inverter

HEF4069UB
gates

APPLICATION INFORMATION

Some examples of applications for the HEF4069UB are shown below.

In Fig.7 an astable relaxation oscillator is given. The oscillation frequency is mainly determined by $R1C1$, provided $R1 \ll R2$ and $R2C2 \ll R1C1$.



The function of $R2$ is to minimize the influence of the forward voltage across the protection diodes on the frequency; $C2$ is a stray (parasitic) capacitance. The period T_p is given by $T_p = T_1 + T_2$, in which





$$T_1 = R1C1 \ln \frac{V_{DD} + V_{ST}}{V_{ST}} \text{ and } T_2 = R1C1 \ln \frac{2V_{DD} - V_{ST}}{V_{DD} - V_{ST}} \text{ where}$$

V_{ST} is the signal threshold level of the inverter. The period is fairly independent of V_{DD} , V_{ST} and temperature. The duty factor, however, is influenced by V_{ST} .

Fig.7 (a) Astable relaxation oscillator using two HEF4069UB inverters; the diodes may be BAW62; $C2$ is a parasitic capacitance. (b) Waveforms at the points marked A, B, C and D in the circuit diagram.

Hex inverter

HEF4069UB
gates



Hex inverter



HEF4069UB
gates

Fig.12 Test set-up for measuring forward transconductance $g_{fs} = di_o/dv_i$ at v_o is constant (see also graph Fig.13).



A : average,
 B : average + 2 s,
 C : average - 2 s, where:
 's' is the observed standard
 deviation.

Fig.13 Typical forward transconductance g_{fs} as a function of the supply voltage at $T_{\text{amb}} = 25^\circ\text{C}$.

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4070B

gates

Quadruple exclusive-OR gate

Product specification
File under Integrated Circuits, IC04



January 1995

Quadruple exclusive-OR gate


HEF4070B
gates

DESCRIPTION

The HEF4070B provides the positive quadruple exclusive-OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



- HEF4070BP(N): 14-lead DIL; plastic (SOT27-1)
HEF4070BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
HEF4070BT(D): 14-lead SO; plastic (SOT108-1)
(): Package Designator North America



APPLICATION INFORMATION

Some examples of applications for the HEF4070B are:

- Logical comparators
- Parity checkers and generators

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications

TRUTH TABLE

I ₁	I ₂	O ₁
L	L	L
H	L	H
L	H	H
H	H	L

Note

1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)

Quadruple exclusive-OR gate

HEF4070B
gates

AC CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	85	175	ns	58 ns + (0,55 ns/pF) C_L
	10		35	75	ns	24 ns + (0,23 ns/pF) C_L
	15		30	55	ns	21 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	75	150	ns	48 ns + (0,55 ns/pF) C_L
	10		30	65	ns	19 ns + (0,23 ns/pF) C_L
	15		25	50	ns	17 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t_{THL}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L
	5	t_{TLH}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	$1100 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$4900 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$14\,400 f_i + \sum (f_o C_L) \times V_{DD}^2$	

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4071B

gates

Quadruple 2-input OR gate

Product specification
File under Integrated Circuits, IC04




January 1995

Quadruple 2-input OR gate

HEF4071B
gates

DESCRIPTION

The HEF4071B is a positive logic quadruple 2-input OR gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



- HEF4071BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4071BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4071BT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America

FAMILY DATA, I_{DD} LIMITS category GATES
See Family Specifications

Quadruple 2-input OR gate

HEF4071B gates

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	55	115	ns	28 ns + (0,55 ns/pF) C_L
	10		25	50	ns	15 ns + (0,23 ns/pF) C_L
	15		20	35	ns	12 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	45	90	ns	18 ns + (0,55 ns/pF) C_L
	10		20	45	ns	9 ns + (0,23 ns/pF) C_L
	15		15	30	ns	7 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t_{THL}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L
	5	t_{TLH}	60	120	ns	10 ns + (1,0 ns/pF) C_L
	10		30	60	ns	9 ns + (0,42 ns/pF) C_L
	15		20	40	ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$1150 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$4800 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$19\,700 f_i + \sum (f_o C_L) \times V_{DD}^2$	

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4081B

gates

Quadruple 2-input AND gate

Product specification
File under Integrated Circuits, IC04



January 1995

Quadruple 2-input AND gate


HEF4081B
gates

DESCRIPTION

The HEF4081B provides the positive quadruple 2-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.



- HEF4081BP(N): 14-lead DIL; plastic (SOT27-1)
- HEF4081BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
- HEF4081BT(D): 14-lead SO; plastic (SOT108-1)
- (): Package Designator North America



FAMILY DATA, I_{DD} LIMITS category GATES
See Family Specifications

Quadruple 2-input AND gate

HEF4081B
gates

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	55	110 ns	28 ns + (0,55 ns/pF) C_L
	10		25	50 ns	14 ns + (0,23 ns/pF) C_L
	15		20	40 ns	12 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	45	90 ns	18 ns + (0,55 ns/pF) C_L
	10		20	40 ns	9 ns + (0,23 ns/pF) C_L
	15		15	30 ns	7 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t_{THL}	60	120 ns	10 ns + (1,0 ns/pF) C_L
	10		30	60 ns	9 ns + (0,42 ns/pF) C_L
	15		20	40 ns	6 ns + (0,28 ns/pF) C_L
	5	t_{TLH}	60	120 ns	10 ns + (1,0 ns/pF) C_L
	10		30	60 ns	9 ns + (0,42 ns/pF) C_L
	15		20	40 ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5	$450 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$2\,900 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$11\,700 f_i + \sum (f_o C_L) \times V_{DD}^2$	

DATA SHEET

**LM124/224/324/324A/
SA534/LM2902**
Low power quad op amps

Product data
Supersedes data of 2002 Jul 12

2003 Sep 19

Low power quad op amps

LM124/224/324/324A/ SA534/LM2902

DESCRIPTION

The LM124/SA534/LM2902 series consists of four independent, high-gain, internally frequency-compensated operational amplifiers designed specifically to operate from a single power supply over a wide range of voltages.

UNIQUE FEATURES

In the linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

The unity gain crossover frequency and the input bias current are temperature-compensated.

FEATURES

- Internally frequency-compensated for unity gain
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature-compensated)
- Wide power supply range Single supply: 3 V_{DC} to 30 V_{DC} or dual supplies: ± 1.5 V_{DC} to ± 15 V_{DC}
- Very low supply current drain: essentially independent of supply voltage (1 mW/op amp at +5 V_{DC})
- Low input biasing current: 45 nA_{DC} (temperature-compensated)
- Low input offset voltage: 2 mV_{DC} and offset current: 5 nA_{DC}
- Differential input voltage range equal to the power supply voltage
- Large output voltage: 0V_{DC} to V_{CC}–1.5 V_{DC} swing

PIN CONFIGURATION




Figure 1. Pin configuration.

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
14-Pin Plastic Dual In-Line Package (DIP)	–55° C to +125 °C	LM124N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	–25 °C to +85 °C	LM224D	SOT108-1
14-Pin Plastic Dual In-Line Package (DIP)	–25 °C to +85 °C	LM224N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	0 °C to +70 °C	LM324AD	SOT108-1
14-Pin Plastic Dual In-Line Package (DIP)	0 °C to +70 °C	LM324AN	SOT27-1
14-Pin Plastic Small Outline (SO) Package	0 °C to +70 °C	LM324D	SOT108-1
14-Pin Plastic Thin Shrink Small Outline Package (TSSOP)	0 °C to +70 °C	LM324DH	SOT402-1
14-Pin Plastic Dual In-Line Package (DIP)	0 °C to +70 °C	LM324N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	–40 °C to +85 °C	SA534D	SOT108-1
14-Pin Plastic Dual In-Line Package (DIP)	–40 °C to +85 °C	SA534N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	–40 °C to +125 °C	LM2902D	SOT108-1
14-Pin Plastic Thin Shrink Small Outline Package (TSSOP)	–40 °C to +125 °C	LM2902DH	SOT402-1
14-Pin Plastic Dual In-Line Package (DIP)	–40 °C to +125 °C	LM2902N	SOT27-1

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	32 or ± 16	V_{DC}
V_{IN}	Differential input voltage	32	V_{DC}
V_{IN}	Input voltage	-0.3 to +32	V_{DC}
P_D	Maximum power dissipation, $T_{amb} = 25\text{ }^{\circ}\text{C}$ (still-air) ¹ N package D package DH package	1420 1040 762	mW mW mW
	Output short-circuit to GND one amplifier ² $V_{CC} < 15\text{ }V_{DC}$ and $T_{amb} = 25\text{ }^{\circ}\text{C}$	Continuous	
I_{IN}	Input current ($V_{IN} < -0.3\text{ V}$) ³	50	mA
T_{amb}	Operating ambient temperature range LM324/324A LM224 SA534 LM2902 LM124	0 to +70 -25 to +85 -40 to +85 -40 to +125 -55 to +125	$^{\circ}\text{C}$ $^{\circ}\text{C}$ $^{\circ}\text{C}$ $^{\circ}\text{C}$ $^{\circ}\text{C}$
T_{stg}	Storage temperature range	-65 to +150	$^{\circ}\text{C}$
T_{sld}	Lead soldering temperature (10 sec max)	230	$^{\circ}\text{C}$

NOTES:

- Derate above 25 $^{\circ}\text{C}$ at the following rates:
N package at 11.4 mW/ $^{\circ}\text{C}$
D package at 8.3 mW/ $^{\circ}\text{C}$
DH package at 6.1 mW/ $^{\circ}\text{C}$
- Short-circuits from the output to V_{CC+} can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA, independent of the magnitude of V_{CC} . At values of supply voltage in excess of +15 V_{DC} continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.
- This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input bias clamps. In addition, there is also lateral NPN parasitic transistor action on the IC chip. This action can cause the output voltages of the op amps to go to the $V+$ rail (or to ground for a large overdrive) during the time that the input is driven negative.

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LM124/LM224			LM324/SA534/LM2902			UNIT
			Min	Typ	Max	Min	Typ	Max	
V_{OS}	Offset voltage ¹	$R_S = 0\ \Omega$		± 2	± 5		± 2	± 7	mV
		$R_S = 0\ \Omega$, over temp.			± 7			± 9	
$\Delta V_{OS}/\Delta T$	Temperature drift	$R_S = 0\ \Omega$, over temp.		7			7		$\mu\text{V}/^{\circ}\text{C}$
I_{BIAS}	Input current ²	$I_{IN}(+)$ or $I_{IN}(-)$		45	150		45	250	nA
		$I_{IN}(+)$ or $I_{IN}(-)$, over temp.		40	300		40	500	
$\Delta I_{BIAS}/\Delta T$	Temperature drift	Over temp.		50			50		$\text{pA}/^{\circ}\text{C}$
I_{OS}	Offset current	$I_{IN}(+) - I_{IN}(-)$		± 3	± 30		± 5	± 50	nA
		$I_{IN}(+) - I_{IN}(-)$, over temp.			± 100			± 150	
$\Delta I_{OS}/\Delta T$	Temperature drift	Over temp.		10			10		$\text{pA}/^{\circ}\text{C}$
V_{CM}	Common-mode voltage range ³	$V_{CC} \leq 30\text{ V}$	0		$V_{CC} - 1.5$	0		$V_{CC} - 1.5$	V
		$V_{CC} \leq 30\text{ V}$; over temp.	0		$V_{CC} - 2$	0		$V_{CC} - 2$	
CMRR	Common-mode rejection ratio	$V_{CC} = 30\text{ V}$	70	85		65	70		dB
V_{OUT}	Output voltage swing	$R_L = 2\text{ k}\Omega$, $V_{CC} = 30\text{ V}$, over temp.	26			26			V
V_{OH}	Output voltage high	$R_L \leq 10\text{ k}\Omega$, $V_{CC} = 30\text{ V}$, over temp.	27	28		27	28		V
V_{OL}	Output voltage low	$R_L \leq 10\text{ k}\Omega$; over temp.		5	20		5	20	mV
I_{CC}	Supply current	$R_L = \infty$, $V_{CC} = 30\text{ V}$; over temp.		1.5	3		1.5	3	mA
		$R_L = \infty$; over temp.		0.7	1.2		0.7	1.2	
A_{VOL}	Large-signal voltage gain	$V_{CC} = 15\text{ V}$ (for large V_O swing); $R_L \geq 2\text{ k}\Omega$	50	100		25	100		V/mV
		$V_{CC} = 15\text{ V}$ (for large V_O swing); $R_L \geq 2\text{ k}\Omega$; over temp.	25			15			
	Amplifier-to-amplifier coupling ⁵	$f = 1\text{ kHz}$ to 20 kHz , input referred		-120			-120		dB
PSRR	Power supply rejection ratio	$R_S \leq 0\ \Omega$	65	100		65	100		dB
I_{OUT}	Output current source	$V_{IN+} = +1\text{ V}$, $V_{IN-} = 0\text{ V}$, $V_{CC} = 15\text{ V}$	20	40		20	40		mA
		$V_{IN+} = +1\text{ V}$, $V_{IN-} = 0\text{ V}$, $V_{CC} = 15\text{ V}$, over temp.	10	20		10	20		
	Output current sink	$V_{IN-} = +1\text{ V}$, $V_{IN+} = 0\text{ V}$, $V_{CC} = 15\text{ V}$	10	20		10	20		
		$V_{IN-} = +1\text{ V}$, $V_{IN+} = 0\text{ V}$, $V_{CC} = 15\text{ V}$, over temp.	5	8		5	8		
		$V_{IN-} = +1\text{ V}$, $V_{IN+} = 0\text{ V}$, $V_O = 200\text{ mV}$	12	50		12	50		μA
I_{SC}	Short-circuit current ⁴		10	40	60	10	40	60	mA
GBW	Unity gain bandwidth			1			1		MHz
SR	Slew rate			0.3			0.3		$\text{V}/\mu\text{s}$
V_{NOISE}	Input noise voltage	$f = 1\text{ kHz}$		40			40		$\text{nV}/\sqrt{\text{Hz}}$
V_{DIFF}	Differential input voltage ³				V_{CC}			V_{CC}	V

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902**DC ELECTRICAL CHARACTERISTICS** (Continued) $V_{CC} = 5\text{ V}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LM324A			UNIT
			Min	Typ	Max	
V_{OS}	Offset voltage ¹	$R_S = 0\text{ }\Omega$		± 2	± 3	mV
		$R_S = 0\text{ }\Omega$, over temp.			± 5	
$\Delta V_{OS}/\Delta T$	Temperature drift	$R_S = 0\text{ }\Omega$, over temp.		7	30	$\mu\text{V}/^{\circ}\text{C}$
I_{BIAS}	Input current ²	$I_{IN}(+)$ or $I_{IN}(-)$		45	100	nA
		$I_{IN}(+)$ or $I_{IN}(-)$, over temp.		40	200	
$\Delta I_{BIAS}/\Delta T$	Temperature drift	Over temp.		50		$\text{pA}/^{\circ}\text{C}$
I_{OS}	Offset current	$I_{IN}(+) - I_{IN}(-)$		± 5	± 30	nA
		$I_{IN}(+) - I_{IN}(-)$, over temp.			± 75	
$\Delta I_{OS}/\Delta T$	Temperature drift	Over temp.		10	300	$\text{pA}/^{\circ}\text{C}$
V_{CM}	Common-mode voltage range ³	$V_{CC} \leq 30\text{ V}$	0		$V_{CC} - 1.5$	V
		$V_{CC} \leq 30\text{ V}$, over temp.	0		$V_{CC} - 2$	V
CMRR	Common-mode rejection ratio	$V_{CC} = 30\text{ V}$	65	85		dB
V_{OUT}	Output voltage swing	$R_L = 2\text{ k}\Omega$, $V_{CC} = 30\text{ V}$; over temp.	26			V
V_{OH}	Output voltage high	$R_L \leq 10\text{ k}\Omega$, $V_{CC} = 30\text{ V}$; over temp.	27	28		V
V_{OL}	Output voltage low	$R_L \leq 10\text{ k}\Omega$, over temp.		5	20	mV
I_{CC}	Supply current	$R_L = \infty$, $V_{CC} = 30\text{ V}$, over temp.		1.5	3	mA
		$R_L = \infty$, over temp.		0.7	1.2	mA
A_{VOL}	Large-signal voltage gain	$V_{CC} = 15\text{ V}$ (for large V_O swing), $R_L \geq 2\text{ k}\Omega$	25	100		V/mV
		$V_{CC} = 15\text{ V}$ (for large V_O swing), $R_L \geq 2\text{ k}\Omega$, over temp.	15			V/mV
	Amplifier-to-amplifier coupling ⁵	$f = 1\text{ kHz}$ to 20 kHz , input referred		-120		dB
PSRR	Power supply rejection ratio	$R_S \leq 0\text{ }\Omega$	65	100		dB
I_{OUT}	Output current source	$V_{IN+} = +1\text{ V}$, $V_{IN-} = 0\text{ V}$, $V_{CC} = 15\text{ V}$	20	40		mA
		$V_{IN+} = +1\text{ V}$, $V_{IN-} = 0\text{ V}$, $V_{CC} = 15\text{ V}$, over temp.	10	20		mA
	Output current sink	$V_{IN-} = +1\text{ V}$, $V_{IN+} = 0\text{ V}$, $V_{CC} = 15\text{ V}$	10	20		mA
		$V_{IN-} = +1\text{ V}$, $V_{IN+} = 0\text{ V}$, $V_{CC} = 15\text{ V}$, over temp.	5	8		mA
		$V_{IN-} = +1\text{ V}$, $V_{IN+} = 0\text{ V}$, $V_O = 200\text{ mV}$	12	50		μA
I_{SC}	Short-circuit current ⁴		10	40	60	mA
V_{DIFF}	Differential input voltage ³				V_{CC}	V
GBW	Unity gain bandwidth			1		MHz
SR	Slew rate			0.3		V/ μs
V_{NOISE}	Input noise voltage	$f = 1\text{ kHz}$		40		nV/ $\sqrt{\text{Hz}}$

NOTES:

- $V_O \approx 1.4\text{ }V_{DC}$, $R_S = 0\text{ }\Omega$ with V_{CC} from 5 V to 30 V and over full input common-mode range ($0\text{ }V_{DC+}$ to $V_{CC} - 1.5\text{ V}$).
- The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
- The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is $V_{CC} - 1.5$, but either or both inputs can go to $+32\text{ V}$ without damage.
- Short-circuits from the output to V_{CC} can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of V_{CC} . At values of supply voltage in excess of $+15\text{ }V_{DC}$, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of coupling increases at higher frequencies.

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

EQUIVALENT CIRCUIT




Figure 2. Equivalent circuit.

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

TYPICAL PERFORMANCE CHARACTERISTICS





Figure 3. Typical Performance Characteristics

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



SL00068

Figure 4. Typical Performance Characteristics (cont.)

TYPICAL APPLICATIONS



SL00069


Figure 5. Typical Applications

Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1




Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



Low power quad op amps

LM124/224/324/324A/
SA534/LM2902

REVISION HISTORY

Rev	Date	Description
_5	20030919	Product data (9397 750 12078). ECN 853-0929 30369 of 19 September 2003. Modifications: • Modified Figure 2; Q10 and Q13 changed from NPN to PNP.
_4	20020712	Product data (9397 750 10172). ECN 853-0929 28616 of 12 July 2002.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit
<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003
All rights reserved. Printed in U.S.A.

Date of release: 09-03

For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com

Document order number: 9397 750 12078

Let's make things better.