

GPU Speed Of Light Throughput

GPU Throughput Breakdown

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the the breakdown for each individual sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of the utilization for compute and memory resources of the GPU presented as a routine chart.

Compute (SM) Throughput [%]	34.18	Duration [us]	360.70
Memory Throughput [%]	85.95	Elapsed Cycles [cycle]	898,322
L1/TEX Cache Throughput [%]	32.77	SM Active Cycles [cycle]	885,219.37
L2 Cache Throughput [%]	42.77	SM Frequency [Hz]	2,490
DRAM Throughput [%]	85.95	DRAM Frequency [Hz]	13.75

High Throughput

This workload is utilizing greater than 80.0% of the available compute or memory performance of this device. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by analyzing DRAM in the [Memory Workload Analysis](#) section.

Routine Analysis

The ratio of peak float (FP32) to double (FP64) performance on this device is 6.41. The workload achieved 0% of this device's FP32 peak performance and 0% of its FP64 peak performance. See the [Profiling Guide](#) for more details on routine analysis.

Compute Throughput Breakdown

Memory Throughput Breakdown

SM: Pipe Fmaheavy Cycles Active [%]	34.18	DRAM: Cycles Active [%]	85.95
SM: Inst Executed Pipe Lsu [%]	23.89	DRAM: Drain Sectors [%]	68.54
SM: Inst Executed [%]	21.41	L2: Xbar21ex Cycles Active [%]	42.77
SM: Issue Active [%]	21.41	L1: Data Pipe Lsu Wavefronts [%]	32.34
SM: Pipe Fma Cycles Active [%]	14.41	GPU: Compute Memory Access Throughput Internal Activity [%]	31.95
SM: Inst Executed Pipe Adu [%]	13.83	L2: T-Ray Requests [%]	30.13
IDC: Request Cycles Active [%]	12.62	L2: T-Sectors [%]	26.16
SM: Mio Inst Issued [%]	12.58	L2: D-Sectors [%]	24.17
SM: Pipe Aluheavy Cycles Active [%]	7.38	L1: Lsuin Requests [%]	23.89
SM: Mio Pk Read Cycles Active [%]	4.61	L2: D-Sectors Full Device [%]	22.68
SM: Mio Pk Write Cycles Active [%]	4.61	L1: Lsu Writeback Active [%]	16.33
SM: Mio21f Writeback Active [%]	3.58	L1: M_L1tex2xbar Req Cycles Active [%]	15.32
SM: Inst Executed Pipe Cdu First On Any [%]	0.91	L2: L1x2bar Cycles Active [%]	13.29
SM: Memory Throughput Internal Activity [%]	0.30	L1: M-Xbar211tex Read Sectors [%]	9.51
SM: Inst Executed Pipe Ipa [%]	0	L1: Data Bank Reads [%]	2.55
SM: Inst Executed Pipe Ipa [%]	0	L1: Data Bank Writes [%]	2.34
SM: Inst Executed Pipe Transform [%]	0	SYSLIS: Xbar21ex Cycles Active [%]	0.02
SM: Inst Executed Pipe Xu [%]	0	GPU: Compute Memory Request Throughput Internal Activity [%]	0.02
SM: Instruction Throughput Internal Activity [%]	0	SYSLIS: T-Ray Requests [%]	0.02
SM: Pipe FP64 Cycles Active [%]	0	SYSLIS: D-Sectors [%]	0.01
SM: Pipe Tensor Cycles Active [%]	0	SYSLIS: D-Sectors [%]	0.01
SM: Pipe Time Cycles Active [%]	0	SYSLIS: Syst21xbar Cycles Active [%]	0.01
		SYSLIS: D-Sectors Full System [%]	0.01
		L1: Taxis Sm21ex Req Cycles Active [%]	0.00
		L1: Data Pipe Tex Wavefronts [%]	0
		L1: F-Wavefronts [%]	0
		L1: M-Xbar211tex Read Sectors Mem Dshard [%]	0
		L1: Tex Writeback Active [%]	0
		L1: Tmain Requests [%]	0
		L2: D-Atomic Input Cycles Active [%]	0
		L2: D-Decomp Input Sectors [%]	0
		SYSLIS: D-Atomic Input Cycles Active [%]	0

Compute Workload Analysis


Pipe Utilization (Elapsed Cycles)

Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.

Executed lpc Elapsed [Inst/cycle]	0.86	SM Busy [%]	34.18
Executed lpc Active [Inst/cycle]	0.87	Issue Slots Busy [%]	21.41
Issued lpc Active [Inst/cycle]	0.87		

Balanced

Shared FMA Heavy is the highest-utilized pipeline (4.2%) based on elapsed cycles in the workload, taking into account the rates of its different instructions. It is a physical pipe and shared by the logical pipes FMA Heavy and ALU Lite. It's dominated by its FMA Heavy sub-pipeline. It is well-utilized, but should not be a bottleneck. Based on the number of executed instructions, the highest utilized pipeline (25.1%) is Shared FMA Heavy. It can execute instructions from FMA. Comparing the two, the overall pipeline utilization appears to be caused by frequent, low-latency instructions. See the [Profiling Guide](#) or hover over the pipeline name to understand the workload handled by each pipeline. The [Profiling Guide](#) section shows the list of executed instructions for this workload.




Memory Workload Analysis

Memory Throughput (B/s)

Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units.

L1/TEX Hit Rate [%]	379.16	Mem Busy [%]	32.34
L2 Hit Rate [%] <td>62.62<th>Max Bandwidth [%]</th><td>85.95</td></td>	62.62 <th>Max Bandwidth [%]</th> <td>85.95</td>	Max Bandwidth [%]	85.95
L2 Compression Input Sectors [sector] <td>24.75<th>Mem Pipes Busy [%]</th><td>23.89</td></td>	24.75 <th>Mem Pipes Busy [%]</th> <td>23.89</td>	Mem Pipes Busy [%]	23.89
L2 Compression Ratio <td>0<th>Local Memory Spilling Requests</th><td>0</td></td>	0 <th>Local Memory Spilling Requests</th> <td>0</td>	Local Memory Spilling Requests	0
L2 Compression Success Rate [%] <td>0<th>Shared Memory Spilling Requests</th><td>0</td></td>	0 <th>Shared Memory Spilling Requests</th> <td>0</td>	Shared Memory Spilling Requests	0
L2 Pressing Size [bytes] <td>0<th>Local Memory Spilling Request Overhead [%]</th><td>0</td></td>	0 <th>Local Memory Spilling Request Overhead [%]</th> <td>0</td>	Local Memory Spilling Request Overhead [%]	0
L2 Sector Promotion Misses [%] <td>4.72<th>Shared Memory Spilling Request Overhead [%]</th><td>0</td></td>	4.72 <th>Shared Memory Spilling Request Overhead [%]</th> <td>0</td>	Shared Memory Spilling Request Overhead [%]	0
	0		0



Launch Statistics

Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.

Grid Size	10,200	Function Cache Configuration	CachePrefereNone
Cluster Size	0	Preferred Cluster Size	0
Registers Per Thread [register/thread]	40	Cluster Scheduling Policy	PolicySpread
Static Shared Memory Per Block [byte/block]	0	Block Size	256
Dynamic Shared Memory Per Block [byte/block]	0	Threads [thread]	2,611,200
Driver Shared Memory Per Block [byte/block]	1.02	Waves Per SM	56.67
Shared Memory Configuration Size [kbyte]	16.38	Uses Green Context	0
Block Size	1,024	# 256 SM	30
# TPCs	15	Enabled TPC IDs	all

WorkId/CLC Info


WorkId/CLC Requests	Average	Min	Max	Sum
WorkId/CLC Requests Granted	0	0	0	0
WorkId/CLC Requests Granted as CTAs	0	0	0	0

Occupancy

% Occupancy Graphs

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.

Theoretical Occupancy [%]	100	Block Limit Registers [block]	6
Achieved Occupancy [%] <td>46<th>Block Limit Shared Mem [block]</th><td>16</td></td>	46 <th>Block Limit Shared Mem [block]</th> <td>16</td>	Block Limit Shared Mem [block]	16
Achieved Active Warps Per SM [warp] <td>94.79<th>Block Limit Warps [block]</th><td>6</td></td>	94.79 <th>Block Limit Warps [block]</th> <td>6</td>	Block Limit Warps [block]	6
Cluster Occupancy [%] <td>45.50<th>Block Limit SM [block]</th><td>2.49</td></td>	45.50 <th>Block Limit SM [block]</th> <td>2.49</td>	Block Limit SM [block]	2.49
Max Active Clusters [cluster] <td>0<th>Block Limit Barriers [block]</th><td>24</td></td>	0 <th>Block Limit Barriers [block]</th> <td>24</td>	Block Limit Barriers [block]	24
Overall GPU Occupancy [%] <td>0<th>Max Cluster Size [block]</th><td>5</td></td>	0 <th>Max Cluster Size [block]</th> <td>5</td>	Max Cluster Size [block]	5



GPU and Memory Workload Distribution

Analysis of workload distribution in active cycles of SM, SMP, L1 & L2 caches, and DRAM

Average SM Active Cycles [cycle]	885,219.37	Average L1 Active Cycles [cycle]	885,219.37
Average L2 Active Cycles [cycle]	792,443.25 <th>Average SMP Active Cycles [cycle]</th> <td>885,811.55</td>	Average SMP Active Cycles [cycle]	885,811.55
Average DRAM Active Cycles [cycle]	4,273,344 <th>Total SM Elapsed Cycles [cycle]</th> <td>26,911,060</td>	Total SM Elapsed Cycles [cycle]	26,911,060
Total L1 Elapsed Cycles [cycle]	26,911,060 <th>Total L2 Elapsed Cycles [cycle]</th> <td>9,584,153</td>	Total L2 Elapsed Cycles [cycle]	9,584,153
Total SMP Elapsed Cycles [cycle]	107,644,240 <th>Total DRAM Elapsed Cycles [cycle]</th> <td>19,991,200</td>	Total DRAM Elapsed Cycles [cycle]	19,991,200

Workload Distribution

Metric Name	Average	Min	Max	Sum
SM Active Cycles	885,219.37	882,221	987,210	26,556,581
SMP Active Cycles	885,811.55	883,892	889,281	106,297,386
L1 Active Cycles	885,219.37	882,221	887,310	26,556,581
L2 Active Cycles	792,443.25	791,767	792,815	9,509,819
DRAM Active Cycles	4,273,344	4,267,584	4,278,592	17,995,776

Source Counters

Source metrics, including branch efficiency and sampled warp stall reasons. Warp Stall Sampling metrics are periodically sampled over the kernel runtime. They indicate when warps were stalled and couldn't be scheduled. See the documentation for a description of all stall reasons. Only focus on stalls if the schedulers fail to issue every cycle.

Branch Instructions [inst]	244,880	Branch Efficiency [%]	100
Branch Instructions Rate [%] <td>0.01<th>Avg Overlapped Branches [branch]</th><td>0</td></td>	0.01 <th>Avg Overlapped Branches [branch]</th> <td>0</td>	Avg Overlapped Branches [branch]	0

Unallocated Global Accesses

This workload has unallocated global accesses resulting in a total of 4569600 excessive sectors (45% of the total 10183680 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The [CUDA Programming Guide](#) has additional information on reducing uncoalesced device memory accesses. **Est. Speedup: 44.29%**

Key Performance Indicators

Metric Name

Value

Guidance

derived_memory_l2_theoretical_sectors_global_excessive

4.5696E+06

Reduce the number of excessive wavefronts in L2.

L2 Theoretical Sectors Global Excessive

Location	Value	Value (%)
0x0010f4d40 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	571,200	19
0x0010f4d40 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	571,200	19
0x0010f4700 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	571,200	19
0x0010f4700 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	571,200	19
0x0010f4700 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	571,200	19

Warp Stall Sampling (Not-issued Samples)

Location	Value	Value (%)
0x0010f52d0 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	2,612	14
0x0010f52d0 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	2,612	14
0x0010f52d0 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	2,612	14
0x0010f52d0 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	789	3
0x0010f52d0 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	789	3

Most Instructions Executed

Location	Value	Value (%)
0x0010f5290 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	81,600	19
0x0010f5290 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	81,600	19
0x0010f5290 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	81,600	19
0x0010f5290 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	81,600	19
0x0010f5290 in _myl_MoveMemVecConc_Dxaa6385b54fc5019bc5ac8b871b907d1	81,600	19

Still missing data? Collect the full metric set, enable individual sections or learn how to select individual metrics for collection.