60004190057 END SEM 3 EXAM JAGüKal DIGITAL ELECTRONICS 16.12.2020 83 Hamming code is basically a linear block code named after its inventor. It is an excose coxxecting code. It has parity bits that are inserted between the data as shown below the 7-bit Hamming code is used commonly, but the eoncept's can be entended to any number of bits. Da Do Ds Py D3 P2 P1 ← 7 bit Hamming wde. D -> Data bits -> Parity bits Note that the parity bits are inserted at each 2" bit where n= 0, 1, 2, 3 ... 7-BIT HAMMING WDG A scientist named R.W Hamming developed a coding system which was easy to implement. Assuming that 4 data bits are 40 be transmitted, he sliggested a code word pattern as shown below Da, Da, Ds, P3 - Data bits D6 D5 P4 D3 P2 P1 Da Pu, P2, P1 -> Paxity bits The D bits all data bits whereas P bits are parity bits. The parity bits Pr, P2, P4 are adjusted in the particular vary

FOR EDUCATIONAL USE

Sundaram

JUNAID GIRKAR

MINIMUM NUMBER OF PARITY BITS

The below table gives a listing of minimum number of posity bits needed for various ranges of "m" information bits

NO OF INFO BITS	NO OF PARITY BIT S	ii
2 to 4	3 1 2 2 2	
5 to 11	4	
12 to 26	5	
27 to 57	A G A C A C A C A C A C A C A C A C A C	
58 to 120) · · · · · · · · · · · · · · · · · · ·	

DECIDING THE VALUES OF PARITY BITS:

associated with each parity bit in order to establish required parity (even or oda) over the selected bits position.

-	PARITY BIT	BITS TO BE CHECKED
-	Pı	1,3,5,7,9,11,13,15, * * 5(1),(3)
	P ₂	- 2,3,6,7,10,11,14,15
	Py Py	4,5,6,7,12,13,14,15.00
	P8	8,9,10,11,12,13,14,15

DECIDING THE PARITY BITS FOR A 7 BIT CODE:

even parity over bits 1,3,5 and 7

	7	6	5	4.**	3	2		→ Consider bits	1,3,5,7	YO	P1
J.	7	6	5	4	3	2	-]	-> consider bits	2,3,6,7	JOY	P2
	7	6	S	4	3	2	1	-> consider bits	4,5,6,7	PA	Py
		A STATE OF						FOR EDUCATION A		- V	

JUNAID. GIR KAR 6000 41 90057 JAGÜKAL

	SELECTION OF P2:
	Pz is adjusted to 0 or 1 so as to set even
	paxity over bits 2,3,6 and 7.
	SELECTION OF Py:
	Pu is adjusted to 0 or 1 so as to set even parity
	over bits 4,5,6 and 7
	use the parity bits to find excer bit by converting to decimal.
	Received code: 7 6 5 4 3 2 1.
,	1 0 0 0 10
	step 1: check bits 4,5,6,7 = 0001, odd parity hence excor
	$\therefore P_u = 1$
	step 2: check bits 2,3,6,7 = 1001, even parity hence no excor
,	$P_2 = 0$
	Step 3: check bits 1,3,5,7 = 0001, odd pairy hence ell or
	: P, = 0
	: EXYOY E = 4001 [1 0]1
	P4 P2 P,
	perived equivalent a ever is (5), thence jith bit in the received code is incollect. Hence invest the fifth
	the received code is incollect. Hence invest the fifth
	and bit to get the correct codeword.
	: correct code: 101000101
	1
	5th bit inverted '
7/	
(Kundaram)	FOR EDUCATIONAL USE

JUNAID . GIRKAR 60004190057

```
Y = (A + B + C' + D') (A' + C + D') (B' + C) (A + B') (B' + C')
84
   Y = (A + B + C' + D') (A' + C + D' + B) (A' + C' + D' + B')
a)
         (A +D'+B'+C) (A'+B+B'+C) (A'+ D+B'+C)
         (A+D)+B'+C)(A+D+B'+C')(A'+D'+B'+C')
         (A+0'+13'+C') (A'+D+B'+C') (A+B+C+D)
         (A + B' + C'+D) (A + B' + C + D') (A + B' + C' + D')
   simplijying.
     Y= (A+B+C+D)(A'+B+C+D) (A'+B'+C+D')
         (A+B'+C+D)(A'+B'+C+D)(A+13'+C+D')
         (A+B'+C'+D)(A'+B'+C'+D)(A+B'+C'+P')
         (A'+B' + C' + D')
    this empression is in standard POS pormi
   4- variable K-map.
(b)
           AB 00 01 11 10
             DO
             01
             1
             10
       Y = (A + c' + P')(A' + C + D')(B')
```

	JAGÜEKAS
96	
	conversion of FUP-FLOPS causes one type of
	Jlip- Jlop to behave like another type of Jlip- Jlop. In order to make one flip- Jlop mimic the behaviour of another certain addition circuitry and for
	In order to make one flip-flop mimic the behaviour
	of another certain addition circuitry and for
	connections become necessary.
	STEPS FOR CONVERSION:
	CONVERSION ?
	STEP-1: write the truth table of the Desired Flip-flop-
	STEP 2 : Obtain the Excitation Table for the given the lip-lop from its truth table.
	Jup- Top from its truth table.
	STEP 3: Append the envitation table of the given we
	step 3: Append the envitation table of the given jup lop to the truth table of the desired lip-lop.
	given Jup-flop using K-maps.
	gives deposition assumed it may s
	STEP 5: Design the necessary circuit.

JUNAID GIRKAR 60004190057 JAGUKQ

										4	oriaq		
b)	con vexs	ion	9 :	SR fli	p-/loj	o to	JK	Flip	- 110P			- 2 K	
	20 E	,			*		2-1		* 4	· .			
1-	Truth	tab	le for	JK. JI	ip flo	P.					J		
2 1 2		INPUTS		OUTPUT S			4			9			
	(4)	J	K	8n	, Qn+	S =	, , , =						
		D	0	0	0				. ,				
		O	0	1	1								
		0	1	0	0	Ţ.	4 1 1		25 10 (100 mg)	4			
		0	1	J	0								
. 1	.	, 1	0	0]		i k				4		
	9	I,	0	1	ı				7				
		1	11	1 D 1	1	,	- (8)	. j. fa		7			
		1		: 1.	0	4			F)				
								=	ą,				
	,		7	, , ,			.11		,	Ų			
2-	Emcito	tion	table		SR		110		1				
			PUYS		urs		0						
		8n	Antl	S	R	,	, při p			+1			
		D	0	C	X	: -		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1					
		D	1	1	0	,			1				
		1	0					1					
			1	 		,							
		,											
		9											

JUNAID. BIRKAR GOODII 90057 JAGÜKAJ

-								
3.	Co	nves	on 7	<i>lable</i>				
		J	K	an	90-1	S	R	
()		0	0	0	0	0	X	
		0	0	1	1	X	0	
		0	1	D	0	D	X	
		. 0	1)	0	0	1	
		1	0	0	1	1	0	
7		1	0	- 1	1	Χ	0	
		3	1	0	1	١	0	
		1		1	0	0	1	
								,
4.	K	-MAP	simpl	ijicati o	n.			
	Z	Kan	0 01	11	10	J K	00	01 11 10
. ,		0 0	1	0	0	0	X	OXX
		1) X	0.		i	0,0	0 1 0
		,						
			-			à	*	
				-			,	
			J -	1)	5		9	1
0					->0	للا		
			C	-	R		ā	
			(7			- Q	
-								

CIRCUIT DIAGRAM.

<u>Sundaram</u>

5

FOR EDUCATIONAL USE

B S MULTIPLEXER TREE S A number of mb-to-1 multiplemers can be arranged in a tree topology to obtain a bigger n-to-1 multiplement is called a multiplement tree where n>m. Basically bigger multipleners are obtained by combining emaller multiplemers D31 - 8:1 MUX 8:1 MUX > output = Y DIG -8:1 MUF Dis-8:1 MUX 8:1 Mur 52 5,50 FOR EDUCATIONAL USE Sundaram

60004190057 JAGürkaj F(A,B,C,D) = \(\sum_{1}\)(0,1,3,6,7,9,10,13,15) step 1: write the design table. D3 AB 4 5 6 (7) AB 10 AB 14 (15) AB AB = AB Do = AB + AB + AB = B (A+A) + AB $= \overline{B} + AB \qquad (:A + \overline{A} = 1)$ = B + A D2 = AB + AB + AB (:'B+3=1) = A (B+B) + AB $= \overline{A} + A\overline{B} = \overline{A} + \overline{B}$ = AB + AB + AB D3 = A (B+B) + AB = A + AB $= \overline{A} + B$ STEP 2! Implementation using 4:1 MUX. OUTPUT MUX. F(A,B,C,D) S, S B FOR EDUCATIONAL USE Sundaram

5

JUNAID GIRKAR

Be The above given two boolean functions are in the form

of sop (sum of products)

The product telms present in the Boolean empressions

are x & Y, and one product term that is Ac' is common in every equation. So, the total required logic gates for generating the above 2 equations is AND gates - 4 OR programmable gates -2. The equivalent PAI logic diagram is shown below INPUTE - AB BC 1 DUTPUTS. Programmable tog Array logic (PAL) is a commonly used programming logic device (PLD). It has programmable (AND) away and fined or away Because only the AND go away is programmable, it is easier to use

FOR EDUCATIONAL USE

Sundaram

JUNATO GIF.
6000419005

	Jl
	but not liensible as compared to programmable
	Inaic assau (PLA).
	but not perible as compared to programmable logic assay (PLA). PAL'S limitation is number of AND gates
	The transfer of the second
	PAL consists of small proparammable read only
	memory (PROM) and additional output logic used to implement a particular desired logic function
	to implement a particular desired to gic function
	with limited components
*	
	En la company de
The state of the s	
<u>Sundaram</u>	FOR EDUCATIONAL USE