

21/10/21

POA  
TT-1JUNAID GIRKAR  
60004190057  
TE COMPS A4Q1 a Compute  $(-16) * (-29)$  using Booth's Restoring Multiplication Algorithm.

ANS  $-16 * -29$   
 $(-16)_{10} = (110000)_2$   
 $(-29)_{10} = (100011)_2$

let  $M = -29 = (100011)_2$   
 $Q = -16 = (110000)_2$

taking 2's complement of  $(-29)_{10} = 011100$  [1's complement  
 $+ 1$

$-M = 011101$

N	A	Q	Q <sub>-1</sub>	OPERATION
6	000 000	110000	0	Initialization
	000 000	011000	0	ARS
5	000 000	00 1100	0	ARS
4	000 000	00 0110	0	ARS
3	000 000	000011	0	ARS
2	000 000	000011	0	A-M
	+ 0111 01			
	0111 01	0000 11	0	ARS
	00 1110	100001	1	

N	A	Q	Q <sub>-1</sub>	OPERATION
1	000111	010000	1	ARS

$$\therefore \text{Result} = (000111 \ 010000)_2$$


$$= (464)_{10}$$

$$\therefore (-29)_{10} \times (-16)_{10} = (464)_{10}$$

$$(100011)_2 \times (110000)_2 = (000111 \ 010000)_2.$$



Q2



$L_1$  and  $L_2$  are in parallel. so their average time is

$$(T_{avg})_1 = HL_1 + TL_1 + (1-HL_1)TL_2$$

let us replace  $L_1$  and  $L_2$  cache with a single block



All three are in series

Average time is cache consist of 2 blocks

$$\therefore (T_{avg})_2 = H_{cache}(T_{avg})_1 + (1-H_{cache})((T_{avg})_1 + T_{MM})$$

$1 - H_{cache} = \text{Hit ratio of main memory}$

$$1 - H_{cache} = H_{MM}$$

$$1 - H_{MM} = H_{cache}$$

$$\therefore (T_{avg})_2 = (1 - H_{MM})(T_{avg})_1 + H_{MM}((T_{avg})_1 + T_{MM})$$

$$T_{L1} = 15 \text{ ns}$$

$$T_{L2} = 18 \text{ ns}$$

$$T_{MM} = 1225 \text{ ns}$$

$$H_{L1} = 0.75$$

$$H_{L2} = 0.95$$

$$H_{L3} = 0.65$$

$$\begin{aligned} \therefore T_{avg} &= H_{L1} \times T_{L1} + (1 - H_{L1}) T_{L2} \\ &= 0.75 \times 15 + (1 - 0.75) 18 \\ &= 0.75 \times 15 + 0.25 \times 18 \\ &= 11.25 + 4.5 \\ &= 15.75 \text{ ns} \end{aligned}$$

$$\begin{aligned} (T_{avg})_2 &= (1 - H_{MM}) T_{avg} + H_{MM} (T_{avg} + T_{MM}) \\ &= 0.35 \times 15.75 + 0.65 (15.75 + 1225) \\ &= 5.5125 + 806.4875 \\ &= \boxed{812 \text{ ns}} \end{aligned}$$

$\therefore$  Average Memory Access time = 812 ns.



Q3 Differentiate between Von Neumann and Harvard Architecture

ANS

VON NEUMANN

HARVARD

- | VON NEUMANN  | HARVARD  |
|--|--|
| <ul style="list-style-type: none"> <li>• It is an ancient computer architecture based on stored program computer concept.</li> </ul> | <ul style="list-style-type: none"> <li>• It is modern computer architecture based on Harvard Mark I relay based model</li> </ul> |
| <ul style="list-style-type: none"> <li>• Same physical memory address is used for instructions and data</li> </ul>                   | <ul style="list-style-type: none"> <li>• separate physical memory address is used for instructions and data</li> </ul>           |
| <ul style="list-style-type: none"> <li>• There is a common bus for data and instruction transfer</li> </ul>                          | <ul style="list-style-type: none"> <li>• separate buses are used for transferring data and instruction.</li> </ul>               |
| <ul style="list-style-type: none"> <li>• Two clock cycles are required to execute single instruction</li> </ul>                      | <ul style="list-style-type: none"> <li>• An instruction is executed in a single cycle</li> </ul>                                 |
| <ul style="list-style-type: none"> <li>• It is cheaper in cost</li> </ul>  | <ul style="list-style-type: none"> <li>• It is costlier than Von Neumann Architecture</li> </ul>                                 |
| <ul style="list-style-type: none"> <li>• CPU cannot access instructions and read/write at the same time.</li> </ul>                  | <ul style="list-style-type: none"> <li>• CPU can access instructions and read/write at the same time.</li> </ul>                 |
| <ul style="list-style-type: none"> <li>• It is used in personal computers and small computers</li> </ul>                             | <ul style="list-style-type: none"> <li>• It is used in micro controllers and signal processing.</li> </ul>                       |

Q4 b

A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.

a] calculate the number of bits in each of the Tag, Block, and word fields of the memory address

ANS

$$\begin{aligned}\text{Block size} &= 64 \text{ bytes} \\ &= 2^6 \text{ bytes} \\ &= 2^6 \text{ words } [\because 1 \text{ byte} = 1 \text{ word}]\end{aligned}$$

$$\therefore \text{Number of bits in word field} = \boxed{6}$$

$$\begin{aligned}\text{Cache size} &= 2\text{K-byte} \\ &= 2^{11} \text{ bytes}\end{aligned}$$

$$\begin{aligned}\text{Number of cache blocks} &= \text{Cache size} \div \text{Block size} \\ &= 2^{11} \div 2^6 \\ &= 2^5\end{aligned}$$

$$\therefore \text{Number of bits in the block field} = \boxed{5}$$

$$\text{Total number of address bits} = 16$$

$$\therefore \text{Number of bits in the tag field} = 16 - 6 - 5 = \boxed{5}$$

$$\therefore \text{Number of bits in tag field} = 5$$

$$\text{Number of bits in block field} = 5$$

$$\text{Number of bits in word field} = 6$$

