


Page: 1 | G DE JUNAID. GIRKAR EXPERIMENT NO: 3 F2000 4190057 24.09.2020 → AIM: To verify the truth table of half adder and full adder by using En-OR and NANE gates respectively THEORY : 1 HALF ADDER: Hay adder is a combinational circuit that performs simple addition of two binary numbers * TRUTH TABLE: · If we assume A & B as the two bits whose addition is to be performed, truth table for half adder with A, B as inputs and sum, carry as outputs can be tabulated as follows · The sum output of the binary addition carried out above is similar to that of an En-DR operation while carry output is similar to that of an AND operation. TRUTH TABLE BLOCK DIAGRAM INPUT OUTPUT Sum (s) Sum Carry B HALF ADDER O \circ 0 Coxxy (c) 0 ſ 0 O



0	Page:	2	(
	Date:	1	Ī


1					1		Page: 2 Date: / /		
I	FULL ADDER: Full adder is a digital circuit used to								
	calculate the sum of three binaxy bits.								
							U		
*	TRUTH TABLE:								
	· Two of the three bits are same as before which								
	are A and B. The additional is carry bit from the								
	previous stage and is called carry: represented by Cin.								
	It calculates sum of three bits along with carry. The output carry is called cout.								
2.20	output carry is called cout.								
falls.									
*	BLOCK DIAGRAM :								
			(1						
	Α	->							
		Full >Sum S							
	B> ADDER								
					-		⇒ Cout		
	C _{in}	>							
V5							- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
*	TRUTH TABLE	OF F	uu A	DDER	:-		N		
			-			-			
		Α	В	Cin	Sum	Cout			
		0	0	0	0	0			
		0	0	1	l	0			
		0	1	0	1	0			
		O	ı	1	0	1	4.1		
		1	0	0	ı	0			
17 3.00		1	O	1	0	1			
		1	1	0	0	1			
		1	l	1	1	1			





24/09/2020 FULL ADDER

INSTRUCTIONS



24/09/2020 Half Adder Gate

INSTRUCTIONS

