

MOSFET

OptiMOS[™] Power-MOSFET, 40 V


Features

- Optimized for synchronous rectification
 Integrated monolithic Schottky-like diode
 Very low on-resistance R_{DS(on)}
 100% avalanche tested

- N-channel, logic level
 Qualified according to JEDEC¹⁾ for target applications
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21
 Higher solder joint reliability due to enlarged source interconnection

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	40	V
R _{DS(on),max}	1.45	mΩ
I _D	195	A
Qoss	53	nC
Q _G (0V10V)	55	nC











Type / Ordering Code	Package	Marking	Related Links
BSC014N04LSI	TDSON-8 FL	014N04LI	-

OptiMOSTM Power-MOSFET, 40 V BSC014N04LSI



Table of Contents

escription	1
laximum ratings	3
hermal characteristics	3
lectrical characteristics	1
lectrical characteristics diagrams	3
ackage Outlines)
evision History	3
rademarks13	3
pisclaimer	3

OptiMOS[™] Power-MOSFET, 40 V BSC014N04LSI



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Developeday	Or week al		Value	s		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	- - - -	- - - -	195 123 166 105 31	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =4.5 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50 K/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	780	Α	<i>T</i> _C =25 °C
Avalanche current, single pulse ⁴⁾	I _{AS}	-	-	50	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse	E _{AS}	-	-	90	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	96 2.5	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 K/W ²⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Cumbal		Values	;	Unit	Note / Test Condition
Parameter	Symbol	Min. Typ. Max.	Unit	Note / Test Condition		
Thermal resistance, junction - case, bottom	R _{thJC}	-	0.8	1.3	K/W	-
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	K/W	-
Device on PCB, 6 cm ² cooling area ²⁾	R _{thJA}	-	-	50	K/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

4) See Diagram 13 for more detailed information

OptiMOS[™] Power-MOSFET, 40 V BSC014N04LSI



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Danamatan	O. was book		Value	s	11	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	40	-	-	V	V _{GS} =0 V, I _D =10 mA
Breakdown voltage temperature coefficient	$dV_{(BR)DSS}/dT_{j}$	-	30	-	mV/K	I _D =10 mA, referenced to 25 °C
Gate threshold voltage	$V_{\mathrm{GS(th)}}$	1.2	-	2	V	V _{DS} =V _{GS} , I _D =250 μA
Zero gate voltage drain current	I _{DSS}	-	- 2	0.5	mA	V _{DS} =32 V, V _{GS} =0 V, T _j =25 °C V _{DS} =32 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	1.5 1.2	2 1.45	mΩ	V _{GS} =4.5 V, I _D =50 A V _{GS} =10 V, I _D =50 A
Gate resistance ¹⁾	R _G	0.45	0.9	1.8	Ω	-
Transconductance	g fs	110	220	-	S	

Table 5 **Dynamic characteristics**

Damana dan	Ol	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ¹⁾	C _{iss}	-	4000	5600	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz	
Output capacitance ¹⁾	Coss	-	1200	1680	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz	
Reverse transfer capacitance ¹⁾	C _{rss}	-	90	180	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz	
Turn-on delay time	$t_{ m d(on)}$	-	16	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$,ext=1.6 Ω	
Rise time	t _r	-	50	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$,ext=1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	55	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$,ext=1.6 Ω	
Fall time	t _f	-	11	-	ns	$V_{\rm DD}$ =20 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$,ext=1.6 Ω	

OptiMOS[™] Power-MOSFET, 40 V BSC014N04LSI



Table 6 Gate charge characteristics¹⁾

Parameter	Or seeds all	Values			11	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	9.9	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	6.3	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge ²⁾	$Q_{ m gd}$	-	8.9	12.5	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	12	-	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ²⁾	Qg	-	55	77	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	V _{plateau}	-	2.5	-	V	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ²⁾	Qg	-	29	41	nC	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =50 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total, sync. FET	Q _{g(sync)}	-	49	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Output charge ²⁾	Qoss	-	53	74	nC	V _{DD} =20 V, V _{GS} =0 V


Table 7 Reverse diode


Davamatar	Cumbal		Values		11:4	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	I _S	-	-	96	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	780	Α	<i>T</i> _C =25 °C
Diode forward voltage	V _{SD}	-	0.56	0.7	V	V _{GS} =0 V, I _F =12 A, T _j =25 °C
Reverse recovery charge	Qrr	-	20	-	nC	V _R =20 V, I _F =12 A, di _F /dt=400 A/μs

 $^{^{1)}}$ See "Gate charge waveforms" for parameter definition $^{2)}$ Defined by design. Not subject to production test





4 Electrical characteristics diagrams






























5 Package Outlines



1) EXCLUDING MOLD FLASH
2) REMOVAL ON MOLD GATE
INTRUSION 0.1 MM
PROTRUSION 0.1 MM
LEAD LENGTH UP TO ANTI FLASH LINE
ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

DIMENSION	MILLIM	ETERS				
DIMENSION	MIN.	MAX.				
Α	0.90	1.20				
A1	0.15	0.35				
b	0.26	0.54				
D	4.80	5.35				
D1	3.70	4.40				
D2	0.02	0.23				
E	5.70	6.10				
E1	5.90	6.42				
E2	3.88	4.42				
е	1.27					
L	0.69	0.90				
М	0.45	0.69				

DOCUMENT NO. Z8B000193699					
REVISION 03					
SCALE 10:1					
0 1 2 3mm					
EUROPEAN PROJECTION					
ISSUE DATE 19.06.2019					
19.00.2019					

Figure 1 Outline TDSON-8 FL, dimensions in mm






Figure 2 Outline Boardpads (TDSON-8 FL)






Figure 3 Outline Tape (TDSON-8 FL)

OptiMOS TM Power-MOSFET, 40 V BSC014N04LSI



Revision History

BSC014N04LSI

Revision: 2020-05-15, Rev. 2.4

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.2	2016-05-04	Update footnotes and insert max values
2.3	2019-10-01	Update package drawings
2.4	2020-05-15	Update current rating

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.