HD641180X, HD643180X, HD647180X—**MCU** (Micro Controller Unit)

■ DESCRIPTION

The HD643180X provides instruction compatibility with the HD64180 and incorporates a 16-kbyte Mask ROM, 512-byte RAM, memory management unit (MMU), DMA controller, timer, asynchronous serial communications interface (ASCI). clocked serial I/O ports (CSI/O), analog comparator and parallel I/O pins on a single chip.

The HD647180X incorporates a 16-kbyte PROM instead of mask ROM

The internal PROM can be programmed and verified under the same specifications as the 27256 type EPROM ($V_{PP}12.5V$) using a general-purpose PROM writer.

In addition, the HD643180X and HD647180X are functionally identical except for their internal ROMs.

The HD641180X functions in the same way as the HD643180X or HD647180X, except that the HD641180X has no internal ROM.

■ FEATURES

Software

Instruction set compatible with the HD64180

Hardware

- 16-kbyte ROM (HD643180X and HD647180X) and 512-byte RAM
- Timer
 - One-channel 16-bit timer with input capture, output compare, and timer overflow functions
 - -Two-channel 16-bit reload timer
- · Six-channel analoag comparator
- 54 parallel I/O pins
 - —Includes eight high current pins ($I_{OL} = 10 \text{mA}$)
- MMU with 1-Mbyte memory physical address space
- · Two-channel DMA controller
- Two-channel ASCI
- One-channel CSI/O
- Four external and eleven internal interrupts
- DRAM refresh controller and low speed memory. I/O interface
- Operating frequency up to 8 MHz (φ clock)
- · Low power operation
- Four operation modes (HD643180X and HD647180X)
 - -Mode 0: single-chip mode
 - -Mode 1: expanded mode (internal ROM disabled)
 - -Mode 2: expanded mode (internal ROM enabled)
 - -Mode 3: PROM programming mode (HD647180X only)
- Internal ROM data protect function (HD647180X only)
- Packages
 - -80-pin quad flat package
 - -84-pin plastic leaded chip carrier
 - -90-pin dual inline package

■ BLOCK DIAGRAM

The HD647180X combines a high-performance CPU core with many of the systems and I/O resources required by a broad range of applications (figure 2).

The CPU core consists of five functional blocks:


- · Clock generator
- · Bus state controller
- Interrupt controller
- Memory management unit (MMU)
- Central processing unit (CPU)

The Integrated I/O resources comprise the remaining four functional blocks:

- DMA controller (DMAC: two channels)
- Asynchronous serial communication interface (ASCI: two channels)
- Clocked serial I/O port (CSI/O: one channel)
- Programmable reload timer (PRT: two channels)
- Programmable timer 2 (PT2: one channel)
- Analog comparator (six channels)
- I/O ports

The memory consists of:

- RAM (512 bytes)
- PROM (16 kbyte): HD647180X
- Mask ROM (16 kbyte): HD643180X



Pin Assignment

Figure 1 shows a top view of the HD641180X, HD643180X and HD647180X packages. Table 1 shows the pin functions in the four modes.




Figure 1. Pin Assignment




Figure 2. Block Diagram (HD643180X, HD647180X)




Figure 3. Block Diagram (HD641180X)

Table 1 Pin Function (HD643180X, HD647180X)

	Pin No.		_			Operating
FP-80B	CG-84 CP-84	DP-90S	Operating Mode 0	Operating Mode 1	Operating Mode 2	Mode 3 (HD647180X only)
1	10	9	NMI	-	-	A ₉
2	11	10	INT ₀	-	-	_
3	12	13	INT 1	-	-	-
4	13	14	ĪNT ₂	-	-	_
5	14	15	PE₄	ST	-	_
6	15	16	PC ₀	Ao	-	-
7	16	17	PC ₁	A 1	-	-
8	17	18	PC ₂	A ₂	-	-
9	18	19	PC ₃	A ₃	•-	-
10	19	20	Vss	-	-	-
11	20	21	PC₄	A4	<u> </u>	-
12	21	22	PC ₅	A ₅	-	-
13	23	24	PC ₆	A ₆	-	-
14	24	25	PC ₇	A 7	-	-
15	25	26	PD ₀	A ₈	A ₈ /PD ₀	A ₈
16	26	27	PD ₁	A 9	A ₉ /PD ₁	_
17	27	28	PD ₂	A 10	A 10/PD2	A 10
18	28	29	PD ₃	A ₁₁	A 11/PD3	A11
19	29	30	PD ₄	A ₁₂	A 12/PD4	A ₁₂
20	30	31	PD ₅	A ₁₃	A 13/PD 5	A ₁₃
21	31	32	PD ₆	A ₁₄	A ₁₄ /PD ₆	A ₁₄
22	32	33	PD ₇	A ₁₅	A 15/PD7	ŌĒ
23	33	36	PEo	A ₁₆	A ₁₆ /PE ₀	CE
24	34	37	PE ₁	A ₁₇	A ₁₇ /PE ₁	
25	35	38	PE ₂	A ₁₈	A ₁₈ /PE ₂	_
26	36	39	TOUT1		-	† _
27	37	40	Vcc	→	-	-
28	38	41	PE ₃	A 19	A ₁₉ /PE ₃	
29	39	42	Vss	1_	-	
30	40	43	PF₀	Do	<u> </u>	0.
31	41	44	PF ₁	D ₁	-	01
32	42	45	PF ₂	D ₂	+-	02
33	44		PF ₃	D ₃	-	03
34	45		PF ₄	D ₄	-	03
35	46		PF ₅	D ₅	 	05
36	47		PF ₆	D ₆	—	O ₆
37	48		PF ₇	D ₇	+	O ₇
38	49		Vss	b ₇	-	
39	50		PG ₀ /AN ₀	<u> </u>	-	-
40	51		PG ₁ /AN ₁			 -
				-	<u> </u>	
41	52	54	PG ₂ /AN ₂	<u> </u>	<u> </u>	

Notes: - Same as previous column

- No function

For the HD641180X pin function, please refer to table heading Operation Mode 1.

Table 1 Pin Function (HD643180X, HD647180X) (cont.)

	Pin No.			0	Onessina	Operating Mode 3
FP-80B	CG-84 CP-84	DP-90S	Operating Mode 0	Operating Mode 1	Operating Mode 2	(HD647180X only)
42	53	55	PG ₃ /AN ₃	-		
43	54	58	PG ₄ /AN ₄	←		
44	55	59	PGs/ANs	-	-	_
45	56	60	RTS ₀		-	_
46	57	61	CTS₀	+	-	_
47	58	62	DCD ₀	Ţ	•	
48	59	63	TXA₀	ļ	4	
49	60	64	RXA ₀	1	←	
50	61	65	CKA _o /DREQ _o	-	←	
51	62	66	TOUT2	-	←	
52	63	67	TOUT3	←	←	
53	65	69	IC	•	←	_
54	66	70	TXA ₁ /PA ₀	-	-	_
55	67	71	RXA ₁ /PA ₁	-	-	<u> </u>
56	68	72	CKA ₁ /TEND ₀ /PA ₂		←	_
57	69	73	TXS/PA ₃	-	-	_
58	70	74	RXS/CTS1/PA4	-	4	_
59	71	75	CKS/PA ₅	-	-	_
60	72	76	DREQ 1/PA6	-	-	
61	73	77	TEND 1/PA7	- -	-	_
62	74	78	PB ₇	HALT	-	_
63	75	81	PB ₆	REF	-	_
64	76	82	PB ₅	IOE	-	
65	77	83	PB ₄	MĒ		-
66	78	84	PB ₃	E	-	_
67	79	85	PB ₂	LIR	-	
68	80	86	PB ₁	WR	-	_
69	81	87	PB ₀	RD		
70	82	88	Vss	←	-	<u> </u>
71	83	89	φ	-	-	
72	84	90	MP ₁	-	←	←
73	2	1	MPo	-	-	←
74	3	2	XTAL	-	-	-
75	4	3	EXTAL	-	←	-
76	5	4	Vcc	-	-	-
77	6	5	PE ₇	WAIT	-	_
78	7	6	PE ₆	BUSACK	-	_
79	8	7	PE ₅	BUSREQ	-	
80	9	8	RESET		-	VPP
_	_	23	Vss	-	-	←
_	_	68	Vss	-	<u></u>	<u> </u>

OHITACHI

CPU Architecture

The five CPU core functional blocks are described in this section.

Clock Generator

The clock generator generates the system clock (ϕ) from an external crystal or external clock input. Also, the system clock is programmably prescaled to generate timing for the on-chip I/O and system support devices.

Bus State Controller

The bus state controller performs all status/control bus activity. This includes external bus cycle wait state timing, RESET, DRAM refresh, and master DMA bus exchange. Generates 'dual-bus' control signals for compatibility with peripheral devices.

Interrupt Controller

The interrupts controller monitors and prioritizes the four external and eight internal interrupt sources. A variety of interrupt response modes are programmable.

Memory Management Unit (MMU)

Maps the CPU 64-kbyte logical memory address space into a 1-Mbyte physical memory address space. The MMU organization preserves software object code compatibility while providing extended memory access and uses an efficient 'common area – bank area' scheme. I/O accesses (64-kbyte I/O address space) bypass the MMU.

Central Processing Unit (CPU)

The CPU is microcoded to implement an upward-compatible superset of the 8-bit standard software instruction set. Many instructions require fewer clock cycles for execution and seven new instructions are added.

Mode Selection

Mode program pins, MP₀ and MP₁ determine the operation mode of the LSI (table 4).

■ I/O Resources

DMA Controller (DMAC)

The two channel DMAC provides high speed memory to/from memory, memory

(1) HITACHI

to/from I/O, and memory to/from memory-mapped I/O transfers. The DMAC features edge or level sense request input, address increment/decrement/no-change and (for memory to/from memory transfers) programmable burst or cycle steal transfer. In addition, the DMAC can directly access the full 1-Mbyte of physical memory address space (the MMU is bypassed during DMA) and transfers (up to 64-kbyte in length) can cross 64-kbyte boundaries.

Asynchronous Serial Communication Interface (ASCI)

The ASCI provides two separate full-duplex UARTs and includes a programmable baud rate generator, modem control signals, and a multiprocessor communication format. The ASCI can use the DMAC for high-speed serial data transfer, reducing CPU overhead.

Clocked Serial I/O Port (CSI/O)

The CSI/O half-duplex clocked serial transmitter and receiver can be used for simple, high-speed connection to another microprocessor or microcomputer.

Programmable Reload Timer (PRT)

The PRT contains two separate channels, each consisting of 16-bit timer data and 16-bit timer reload registers. The time base is the system clock divided by 20 (fixed) and PRT channel 1 has an optional output allowing waveform generation.

Programmable Timer 2 (PT2)

The PT2 16-bit programmable timer can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Analog Comparator

The HD641180X/HD643180X/HD647180X provides an analog comparator with 6 channels. Each channel can be programmed as a reference voltage (V_{ref}) input pin or a compared voltage (V_{in}) input pin.

Input Output Port (I/O Port)

The HD643180X/HD647180X provides seven I/O ports. (port A-G). Each port consists of a data direction register (DDR) to determine the directions of the individual pins, an output data register (ODR) to hold output data and an input data register (IDR) to latch input date. However, Port G does not have a DDR or ODR since it is an input-only port.

■ Pins Signal Description

XTAL, EXTAL: Crystal (Input)

XTAL and EXTAL are the crystal oscillator connections. An external TTL clock can be input on EXTAL. XTAL should be left open if an external TTL clock is used. Note that XTAL. XTAL is schmitt triggered. See DC characteristics.

ϕ (OUT)

 ϕ is the system clock output. Its frequency is equal to one-half of the crystal oscillator's.

RESET: CPU Reset (Input)

When RESET is low, it initializes the HD641180X/HD643180X/HD647180X CPU. All output signals are held inactive during reset.

A₀-A₁₉: Address Bus (Output, Three-State)

The address bus enters the high-impedance state during reset and when another device acquires the bus as indicated by BUSREQ and BUSACK low. During reset, the address function is selected.

D₀-D₇: Data Bus (Input/Output, Three-State)

The bidirectional 8-bit data bus enters the high-impedance state during reset and when another device acquires the bus as indicated by BUSREQ and BUSACK low.

RD: Read (Output, Three-State)

During a CPU read cycle, \overline{RD} enables transfer from the external memory or I/O device to the CPU data bus.

WR: Write (Output, Three-State)

During a CPU write cycle, WR enables transfer from the CPU data bus to the external memory or I/O device.

ME: Memory Enable (Output, Three-State)

ME indicates memory read or write operations. The HD641180X/HD643180X/HD647180X asserts ME low in the following cases.

(C) HITACHI

- · When fetching instructions and operands
- · When reading or writing memory data
- · During DMA memory access cycles
- · During dynamic RAM refresh cycles

IOE: I/O Enable (Output, Three-State)

 $\overline{\text{IOE}}$ indicates I/O read or write operations. The HD641180X/HD643180X/HD647180X asserts $\overline{\text{IOE}}$ low in the following cases:

- · When reading or writing I/O data
- · During DMA I/O access cycles
- · During INTo acknowledge cycle

WAIT: Bus Cycle Wait (Input)

 \overline{WAIT} introduces wait states to extend memory and I/O cycles. If low at the falling edge of T_2 , a wait state (Tw) is inserted. Wait states will continue to be inserted until the \overline{WAIT} input is sampled high at the falling edge of Tw, at which time the bus cycle will proceed to completion.

E: Enable (Output)

E is a synchronous clock for connection to $HD63 \times \times$ series and other 6800/6500 series compatible peripheral LSIs.

BUSREQ: Bus Request (Input)

Another device may request use of the bus by asserting \overline{BUSREQ} low. The CPU will stop executing instructions and place the address bus, data bus, \overline{RD} , \overline{WR} , \overline{ME} , and \overline{IOE} in the high-impedance state.

BUSACK: Bus Acknowledge (Output)

When the CPU completes bus release (in response to \overline{BUSREQ} low), it will assert \overline{BUSACK} low. This acknowledges that the bus is free for use by the requesting device.

HALT: Halt/Sleep Status (Output)

 \overline{HALT} is asserted low after execution of the HALT or SLP instructions. Used with \overline{LIR} and ST output pins to encode CPU status (table 2).

LIR: Load Instruction Register (Output)

 \overline{LIR} is asserted low when the current cycle is an opcode fetch cycle. Used with \overline{HALT} and ST output pins to encode CPU status (table 2).

ST: Status (Output)

ST is used with the \overline{HALT} and \overline{LIR} output pins to encode CPU status (table 2).

Table 2 Status Summary

ST	HALT	LIR	Operation
0	1	0	CPU operation
			(1st opcode fetch)
1	1	0	CPU operation
			(2nd opcode and
			3rd opcode fetch)
1	1	1	CPU operation
			(MC except for opcode fetch)
0	X	1	DMA operation
0	0	0	Halt mode
1	0	1	Sleep mode (including
***************************************	<u>. </u>		System stop mode)

Note X: Don't care

MC: Machine cycle

REF: Refresh (Output)

When low, \overline{REF} indicates that the CPU is in a dynamic RAM refresh cycle and the low-order 8 bits (A_0-A_7) of the address bus contain the refresh address.

NMI: Non-Maskable Interrupt (Input)

When high to low is detected, it forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (return from non-maskable interrupt) instruction.

INT₀: Maskable Interrupt Level 0 (Input)

When low, $\overline{INT_0}$ requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. $\overline{INT_0}$ requests service using one of three software programmable interrupt modes (table 3).

Table 3 Interrupt Modes

Mode	Operation
0	Instruction fetched and executed from data bus
1	Instruction fetched and executed from address 0038H
2	Vector system: Low-order 8 bits of vector table address fetched from data bus

In all modes, the saved state information is restored by executing the RETI (return from interrupt) instruction.

INT₁, INT₂: Maskable Interrupt Levels 1, 2 (Input)

When low, $\overline{INT_1}$ and $\overline{INT_2}$ request a CPU interrupt (unless masked) and save certain state information unless masked by software. $\overline{INT_1}$ and $\overline{INT_2}$ (and internally generated interrupts) request interrupt service using a vector system similar to mode 2 of $\overline{INT_0}$.

DREQ₀ DMA Request—Channel 0 (Input)

 $\overline{DREQ_0}$ low (programmable edge or level sense) requests DMA transfer service from channel 0 of the HD641180X/HD643180X/HD647180X DMAC. $\overline{DREQ_0}$ is used for channel 0 memory to/from I/O and memory to/from memory-mapped I/O transfers. $\overline{DREQ_0}$ is not used for memory to/from memory transfers. This pin is multiplexed with CKA₀.

TEND₀: Transfer End—Channel 0 (Output)

 $\overline{\text{TEND}_0}$ is asserted low synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with CKA₁.

DREQ₁: DMA Request—Channel 1 (Input)

DREQ₁ low (programmable edge or level sense) requests DMA transfer service from channel 1 of the HD641180X/HD643180X/HD647180X DMAC. Channel 1 supports memory to/from I/O transfers.

TEND₁: Transfer End— Channel 1 (Output)

TEND₁ is asserted low synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

TXA₀: Asynchronous Transmit Data—Channel 0 (Output)

TXA₀ is the asynchronous transmit data from channel 0 of the asynchronous serial communication interface (ASCI).

RXA₀: Asynchronous Receive Data—Channel 0 (Input)

RXA₀ is the asynchronous receive data to channel 0 of the ASCI.

CKA₀: Asynchronous Clock—Channel 0 (Input/Output)

 CKA_0 is the clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with $\overline{DREQ_0}$.

RTS₀: Request to Send—Channel 0 (Output)

RTS₀ is the programmable modem control output signal for channel 0 of the ASCI.

CTS₀: Clear to Send—Channel 0 (Output)

CTS₀ is the modem control input signal for channel 0 of the ASCI.

DCD₀: Data Carrier Detect—Channel 0 (Output)

DCD₀ is the modem control input signal for channel 0 of the ASCI.

TXA₁: Asynchronous Transmit Data—Channel 1 (Output)

TXA₁ is the asynchronous transmit data from channel 1 of the ASCI.

RXA₁: Asynchronous Receive Data—Channel 1 (Input)

RXA1 is the asynchronous receive data to channel 1 of the ASCI.

CKA₁: Asynchronous Clock—Channel 1 (Input/Output)

 CKA_1 is the clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with $\overline{TEND_0}$.

CTS₁: Clear to Send—Channel 1 (Input)

CTS₁ is the modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

TXS: Clocked Serial Transmit Data (Output)

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

RXS: Clocked Serial Receive Data (Input)

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel 1 $\overline{CTS_1}$ modem control input.

CKS: Serial Clock (Input/Output)

Input or output clock for the CSI/O.

TOUT1: Timer Output (Output)

Pulse output from Programmable Reload Timer channel 1.

AN₀-AN₅: Comparator (Input)

 AN_0 - AN_5 input data to the analog comparator. Select two of these pins and apply the reference voltage (V_{ref}) and the voltage to be compared (V_{in}) to them.

PA₀-PA₇, PB₀-PB₇, PC₀-PC₇, PD₀-PD₇, PE₀, PE₇, PF₀-PF₇: Parallel Ports A-F (Input/Output)

Ports A-F are 8-bit I/O ports. Each pin of each port can be individually configured as an input or output depending on the port data direction register. At reset, each port is initialized as an input port.

PG₀-PG₅: Parallel Port G (Input)

Port G is a 6-bit input port.

IC: Input Capture (Input)

IC inputs the input capture signal for timer 2.

TOUT2, TOUT3: Timer Output 2, 3 (Output)

TOUT2 and TOUT3 are timer 2's outputs.

MP₀, MP₁: Mode Program 0, 1 (Input)

The mode program pins, MP₀ and MP₁, determine the operation mode of the MPU as shown in table 4.

(1) HITACHI

Table 4. Operating Mode Selection in

MPı	MPo	ROM	RAM	Operating Mode	Applicable Wide-Range
0	0	I	1	0; Single chip mode	HD643180X
					HD647180X
0	1	Е	1	1; Expanded mode 1	HD643180X
					HD647180X
					HD641180X
1	0	I	1	2; Expanded mode 2	HD643180X
					HD647180X
1	1	I	_	3; PROM programming mode (HD647180X only)	HD647180X

I: Internal E: External

Select mode 1 (MP₁ = 0, MP₂ = 1) for the HD641180X.

Vcc, Vss: Power

VCC is power supply. VSS is the ground.

■ Multiplexed Pins

PA₀/TXA₁, PA₁/RXA₁, PA₃/TXS, PA₅/CKS, PA₆/DREQ₁, PA₇/TEND₁

At reset, PA_0/TXA_1 , PA_1/RXA_1 , PA_3/TXS , PA_5/CKS , $PA_6/\overline{DREQ_1}$, and $PA_7/\overline{TEND_1}$ are configured as port A input. They can be used as TXA_1 , RXA_1 , TXS, CKS, $\overline{DREQ_1}$, and $\overline{TEND_1}$ by setting the corresponding bit in the port A disable register to 1.

PA₂/CKA₁/TEND₀

At reset, PA₂/CKA₁/TEND₀ is configured as a port A input. The function of this pin depends on the combination of bit 2 in the port A disable register (DERA2) and the CKA₁D bit in the ASCI control register channel 1 (table 5).

Table 5. PA₂/CKA₁/TEND₀ State

DERA2	CKA1D	Pin Function	
0	0, 1	PA_2	
1	0	CKA ₁	
	1	TEND ₀	

PA4/RXS/CTS1

At reset, PA₄/RXS/\overline{CTS_1} is configured as a port A input. The function of this pin depends on the combination of bit 4 in the port A disable register (DERA4) and the CTS1E bit in the ASCI status register channel 1 (table 6).

Table 6. PA4/RXS/CTS1 State

DERA4	CTS1E	Pin Function	
0	0, 1	PA ₄	
1	0	RXS	
	1	CTS ₁	

CKA₀/DREQ₀

 $CKA_0/\overline{DREQ_0}$ is configured as the CKA_0 at reset. When either the DM1 or SM1 bit of the DMA mode registers 1, this bit is forcibly configured as the $\overline{DREQ_0}$ input, even if it has been configured as an output pin.

PG₀/AN₀, PG₁/AN₁, PG₂/AN₂, PG₃/AN₃, PG₄/AN₄, PG₅/AN₅

These pins cannot be configured as parallel port input pins (TTL-level input pins) alternate with analog comparator input pins. When using these pins as a TTL input port, read the port G input data register (IDRG).

When using these pins as an analog comparator's channel input, read the comparator control/status register (CCSR).

■ Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to $V_{CC} + 0.3$	٧
Operating Temperature	T _{opr}	- 20 to + 75	°C
Storage Temperature	T _{stg}	-55 to +150	°C

Note: Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could effect reliability of LSI.

Storage Temperature of the HD647180X is $T_{stg} = -55 \sim +125^{\circ}C$.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, Ta = -20 to +75°C, unless otherwise noted)

Symbol	ltem		Min	Тур	Max	Unit	Condition
V _{IH1}	Input High Vo RESET, EXTA	<u> </u>	V _{CC} 0.6	_	V _{CC} +0.3	V	
V _{IH2}	Input High Vo	tage , EXTAL, NMI	2.0	_	V _{CC} + 0.3	V	
V _{IL1}	Input Low Vo RESET, EXTA	•	- 0.3	-	0.6	V	
V _{IL2}	Input Low Vo	tage , EXTAL, NMI	-0.3	_	0.8	٧	
V _{OH}	Output High \	/oltage	2.4		_	V	$I_{OH} = -200 \mu A$
	All outputs		V _{CC} -1.2	_			$I_{OH} = -20 \mu A$
V _{OL}	Output Low V All Outputs	oltage	***	_	0.45	٧	l _{OL} = 2.2 mA
4L	input Leakage Current All Inp Except XTAL,		_	_	1.0	μΑ	Vin=0.5 to $V_{\rm CC}-$ 0.5 V
ηL	Three State Le	eakage	-	_	1.0	μΑ	$Vin=0.5 to V_{CC}-0.5 V$
lcc	Power Dissipa	tion	_	20	40	mA	f = 4 MHz
(Note)	(Normal Opera	ition)		25	50	_	f = 6 MHz
				30	60	_	f = 8 MHz
	Power Dissipa	tion	<u></u>	5	10	mA	f = 4 MHz
	(System Stop	Mode)		6.3	12.5	_	f = 6 MHz
				7.5	15		f = 8 MHz
Ср	Pin	RESET		_	120	pF	Vin=OV, f= 1 MHz
	Capacitance	Except RESET	_		20	_	Ta= 25°C

Note: $V_{iHmin} = V_{CC} - 1.0 \text{ V}$, $V_{iLmax} = 0.8 \text{ V}$ (All input pins except RESET, EXTAL \overline{NMI}) $V_{iHmin} = V_{CC} - 0.6 \text{ V}$, $V_{iLmax} = 0.6 \text{ V}$ (RESET, EXTAL, \overline{NMI})

(all output terminals are at no load.)

Symbol	Item		Min	Тур	Max	Unit	Condition
V _{IHP}	Input High-Level Voltage		2.0	_	V _{CC} + 0.3	V	
V _{ILP}	Input Low-Level Voltage		-0.3	_	0.8	V	
V _{OHP}	Output High-Level		2.4	_	_	V	$I_{OH} = -200 \ \mu A$
	Voltage		V _{CC} -1.2	-	_	_	$I_{OH} = -20 \mu A$
V _{OLP}	Output Low-Level		_	_	0.45	٧	• I _{OL} = 2.2 mA
	Voltage		_	_	1.0	_	•• l _{OL} = 10 mA
V _{in}	Analog	High level	V _{ref} + 0.1	_		V	
	Comparator	Low level	_	_	V _{ref} 0.1		
V _{ref}	Input Level Voltage	V _{TH}	0		V _{CC} × 0.8	V	
ILP	Input Leak Current		_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to} $ $V_{CC} = 0.5$

Note: *: Port A-F

**: Port F only

• AC Characteristics ($V_{SS} = 0V$, Ta = -20 to +75 °C, unless otherwise noted)

		HD643	HD641180X-4 HD643180X-4 HD647180X-4		HD641180X-6 HD643180X-6 HD647180X-6		HD641180X-8L HD643180X-8L HD647180X-8L	
Symbol	ltem	min	max	min	max	min	max	unit
V _{CC}	Power Supply	4.5	5.5	4.5	5.5	4.75	5.25	V
t _{cyc}	Clock Cycle Time	250	2000	162	250	125	250	ns
t _{CHW}	Clock High Pulse Width	110	_	65		50		ns
t _{CLW}	Clock Low Pulse Width	110	_	65		50	_	ns
t _{cf}	Clock Fall Time	_	15	_	15		15	ns
t _{cr}	Clock Rise Time	-	15	_	15	_	15	ns
t _{ECYC}	External Clock Cycle Time	125	1000	81	125	62.5	125	ns
t _{EXHW}	External Clock High Pulse Width	50	_	30	_	25	_	ns
t _{EXLW}	External Clock Low Pulse Width	50	_	30	_	25	_	ns
t _{EXr} (Note 1)	External Clock Rise Time	_	25	_	25	-	25	ns
t _{EXf} (Note 1)	External Clock Fall time	-	25	_	25	_	25	ns
t _{AD}	Address Delay Time	_	100	_	75	_	65	ns
t _{AS}	Address Set-up Time (ME or IOE	50	_	30	_	20	_	ns
t _{MED1}	ME Delay Time 1	_	75	_	45	_	45	ns
t _{RDD1}	RD Delay Time 1 IOC=1	_	75	_	45		45	ns
	IOC =0		80	_	50	-	45	
t _{LD1}	LIR Delay Time 1	_	100	_	80	-	70 (Note 2)	ns
^t AH	Address Hold Time 1 (ME, IOE, RD or WR †)	80	_	35		2 0	_	ns
t _{MED2}	ME Delay Time 2	_	75	_	45	_	45	ns
t _{RDD2}	RD Delay Time 2	-	75	_	45	_	45	ns
t _{LD2}	LIR Delay Time 2	_	100	_	80	-	70 (Note 2)	ns
t _{DRS}	Data Read Set-up Time	60	_	55	_	45	_	ns
t _{DRH}	Data Read Hold Time	0	_	0		0	_	ns
t _{STD1}	ST Delay Time 1		110	-	90	-	70	ns
t _{STD2}	ST Delay Time 2	_	110	_	90	_	70	ns
t _{ws}	WAIT Set-up Time	80	-	40		40	_	ns
t _{WH}	WAIT Hold Time	70		40		40		ns
t _{WDZ}	Write Data Floating Delay Time	_	100	_	95		70	ns
twrD1	WR Delay Time 1	_	80	_	50	-	45	ns
t _{WDD}	Write Data Delay Time	_	110	_	90	_	80	ns
twos	Write Data Set-up Time (WR ↓)	60	_	40	_	20		ns

OHITACHI

Note 1: External clock rise fall time (t_{EXr}, t_{Ext}) may be shortened for satisfying external clock pulse width (t_{EXHW}, t_{EXLW}) .

Note 2: For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, substract 10 nanoseconds from the value given in the maximum columns

		HD6431	HD641180X-4 HD643180X-4 HD647180X-4		HD641180X-6 HD643180X-6 HD647180X-6		180X-8L 180X-8L 180X-8L	
Symbol	Item	min	max	min	max	min	max	unit
t _{WRD2}	WR Delay Time 2	_	80	_	50		45	ns
twee	WR Pulse Width	280	-	170		130		ns
t _{WDH}	Write Data Hold Time	60	_	40	_	15	-	ns
<u> </u>	IOE Delay Time 1 IOC=1		75	_	45	-	45	ns
t _{IOD1}	10C=0	_	80		50		45	
t _{iOD2}	IOE Delay Time 2	_	75	_	45		45	ns
40D2 40D3	IOE Delay Time 3	540	_	340	_	250		ns
t _{INTS}	INT Set-up Time	80		50	-	40	_	ns
t _{INTH}	INT Hold Time	70	_	40	_	40		ns
tNMIW	NMI Pulse Width	120	_	120	_	100	_	ns
t _{BRS}	BUSREQ Set-up Time	80	_	50	_	40	-	ns
t _{BRH}	BUSREQ Hold Time	70	_	40	_	40	-	ns
	BUSACK Delay Time 1		100		95		70	ns
t _{BAD1}	BUSACK Delay Time 2		100		95		70	ns
t _{BAD2}	Bus Floating Delay Time		130		125		90	ns
^t BZD	ME Pulse Width (HIGH)	200		110		90		ns
\$MEWH	ME Pulse Width (LOW)	210		125	_	100	_	ns
t _{RFD1}	REF Delay Time 1		110		90		80	ns
t _{RFD2}	REF Delay Time 2		110	_	90	_	80	ns
t _{HAD1}	HALT Delay Time 1	_	110		90	_	80	ns
tHAD2	HALT Delay Time 2	_	110	-	90		80	ns
t _{DRQS}	DREQi Set-up Time	80		50		40		ns
t _{DRQH}	DREQi Hold Time	70		40	_	40		ns
t _{TED1}	TENDi Delay Time 1		85		70		60	ns
t _{TED2}	TENDi Delay Time 2	_	85		70		60	ns
t _{ED1}	Enable Delay Time 1	_	100	_	95		70	ns
t _{ED2}	Enable Delay Time 2	_	100	_	95		70	ns
PWEH	E Pulse Width (HIGH)	150		75		65		ns
PWEL	E Pulse Width (LOW)	300		180	_	130	_	ns

		HD641180X-4 HD643180X-4 HD647180X-4		HD641180X-6 HD643180X-6 HD647180X-6		HD641180X-8L HD643180X-8L HD647180X-8L		
Symbol	Item	min	max	min	max	min	max	unit
t _{Er}	Enable Rise Time	_	25	_	20		20	ns
t _{Ef}	Enable Fall Time		25	_	20		20	ns
t _{TOD}	Timer Output Delay Time	_	300	_	300		200	ns
^t stdi	CSI/O Transmit Data Delay Time (Internal Clock Operation)	-	200	_	200	_	200	ns
t _{STDE}	CSI/O Transmit Data Delay Time (External Clock Operation)	_	7.5tcyc + 300	_	7.5tcyc + 300	_	7.5tcyc + 200	ns
t _{SRSI}	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	_	1	_	1	_	tcyc
^t srHI	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	_	1	_	1	-	tcyc
^t srse	CSI/O Receive Data Set-up Time (External Clock Operation)	1		1	_	1	_	tcyc
^t SRHE	CSI/O Receive Data Hold Time (External Clock Operation)	1	_	1		1		tcyc
t _{RES}	RESET Set-up Time	120	_	120	_	100		ns
REH	RESET Hold Time	80	_	80	_	70	_	ns
^t osc	Oscillator Stabilization Time	-	20	-	20		20	ms
t _{EXr}	External Clock Rise Time (EXTAL)		25	_	25	_	25	ns
t _{EXf}	External Clock Fall Time (EXTAL)	_	25	_	25	_	25	ns
Rr	RESET Rise Time	_	50	_	50	_	50	ms
Rf	RESET Fall Time	_	50	_	50	_	50	ms
tir	Input Rise Time (except EXTAL, RESET)	_	100	-	100	_	100	ns
t _{if}	Input Fall Time (except EXTAL, RESET)	_	100	_	100	_	100	ns
PWD	Port Data Output Delay Time	_	110	_	90	_	80	ns
PDSU	Port Data Input Setup Time	80	_	50		50		ns
t _{PDH}	Port Data Input Hold Time	60		40	_	40	_	ns

The HD643180X differs from HD647180X in chip design and manufacturing process. Be careful when using the HD647180X system for the HD643180X since characteristics values are not exactly the same though guaranteed values are identical.




Figure 4. CPU Timing (Opcode Fetch Cycle)

I/O Write Cycle (I/O Read Cycle)

When IOC = 1




Figure 5. CPU Timing ($\overline{\text{INT}_0}$ Acknowledge Cycle, Refresh Cycle, Bus Release Mode, Halt Mode, Sleep Mode, System Stop Mode When $\overline{\text{IOC}}=1$)




Figure 6. CPU Timing ($\overline{IOC} = 0$)




Figure 7. CPU Timing





Figure 8. DMA Control Signals

OHITACHI



(1) HITACHI




Figure 9A. E Clock Timing (Minimum Timing Example of Pwel and Pweh)





Figure 10. Timer Output Timing



OHITACHI




Figure 12. CSI/O Receive/Transmit Timing

(C) HITACHI




Figure 13. Port Input and Output Timing




Figure 14. External Clock Rise Time and Fall Time

Figure 15. Input Rise Time and Fall Time (Except EXTAL, RESET




Figure 16. Bus Timing Test Load (TTL Load)




Figure 17. Reference Level (Input)

Figure 18. Reference Level (Output)

■ INSTRUCTION SET

Register

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a 16-bit pair of 8-bit registers. Table 7 shows the correspondence between symbols and registers.

Table 7 Register Specification

g,g'	Reg.	ww	Reg.	XX	Reg.	УУ	Reg.	ZZ	Reg.
000	В	00	BC	00	BC	00	BC	00	BC
001	С	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	ΙΥ	10	HL
011	Ε	11	SP	11	SP	11	SP	11	AF
100	Н	-							

100 H 101 L 111 A

Note: H and L suffixed to ww,xx,yy,zz (ex. wwH, IXL) indicate upper and lower 8 bits of the 16-bit register, respectively.

Bit

b specifies a bit to be manipulated in the bit manipulation instruction. Table 8 shows the correspondence between b and bits.

Table 8 Bit Specification

Bit
0
1
2
3
4
5
6
7

Condition

f specifies the condition in program control instructions. Table 9 shows the correspondence between f and conditions.

Table 9 Condition Specification

f Condition						
000	NZ	non zero				
001	Z	zero				
010	NC	non carry				
011	С	carry				
100	PO	parity odd				
101	PE	parity even				
110	Р	sign plus				
111	М	sign minus				

Restart Address

v specifies a restart address. Table A-4 shows the correspondence between v and restart addresses.

Table 10 Restart Address Specification

V	Address
000	ООН
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

Flag

The following symbols show the flag conditions:

∴ not affected
↑ : affected
× : undefined
S : set to 1
R : reset to 0
P : parity
V : overflow

OHITACHI

Miscellaneous

 $(M_{\rm M}: {\rm Data\ in\ the\ memory\ address})$

)_I: Data in the I/O address

m or n: 8-bit data mn: 16-bit data r: 8-bit register R: 16-bit register

 $b \cdot ()_M : Contents of bit b in the memory address$

b·gr: Contents of bit b in the register gr

d or j: 8-bit signed displacement S: Source addressing mode

D: Destination addressing mode

·: AND operation +: OR operation

+ : EXCLUSIVE OR operation

**: Added new instructions to Z80

Instruction Summary

Data Manipulation Instructions

Table 11 Arithmetic and Logical Instructions (8 Bit)

		1											<u></u>			eg		
Operation						dress]_	_		7	<u>8</u>	4	2 P/V	1 N	C
Vame	Mnemonics	Opcode	MAMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S					
DD	ADD A.g	10 000 g			'	S		D		1	4	Ar+gr→Ar	1 .	1	1	٧	R	I
	ADD A,(HL)	10 000 110	1				S	D		1	6	Ar+(HL) _H →Ar	1	I	1	V	R	1
	ADD A.m	11 000 110	S					Ð		2	6	Ar+m→Ar	1	1	1	V	R	I
		< m →	-							ļ	i						_	
	ADD A.(IX+d)	11 011 101			s			D		3	14	Ar+(IX+d) _H →Ar	1	i	1	٧	R	I
		10 000 110	ĺ	ĺ					ĺ	l								
		< d →	l	ļ					İ	İ	İ		1				_	
	ADD A,(IY+d)	11 111 101			S			D		3	14	Ar+(IY+d) _M →Ar	1	1	1	V	R	1
	1.00	10 000 110		1						ļ]							
	1	⟨ d →	1	l						1			<u> </u>					_
	ADC A -	10 001 g	 	<u> </u>		S		D		1	4	Ar+gr+c→Ar	1	1	Ī	V	R	1
ADC	ADC A,(HL)	10 001 g]		,	s	D		1	6	Ar+(HL) _H +c→Ar	1	I	1	V	R	- 1
	ADC A.(HL)	11 001 110	s		1	1		D		2	6	Ar+m+c→Ar	1	1	I	V	R	Į
	ALC A,m	(m)	1		1		1	i -		-	Ì	ļ	1					
	ADC A (IV) A	11 011 101		İ	s			D	İ	3	14	$Ar + (IX + d)_w + c \rightarrow Ar$	1	1	1	v	R	1
	ADC A,(IX+d)	10 001 110	1		"	į	-	-		1			1					
		(d)	1				!		1	!	-							
	100 1 (IV) II	11 111 101			s		1	D	l	. 3	14	$Ar + (IY + d)_M + c \rightarrow Ar$	i :	1	I	V	R	İ
	ADC A,(IY+d)	10 001 110	1	1	1	İ	:	1		1	1							
		(d →		ļ		-	:	İ	į	!	i		1					
			+		- -	+-	├ ─	-	 	;	4	Ar∙gr→Ar	1	1	S	P	R	R
AND	AND g	10 100 g	1			S	!	D	ļ	1		Ar•(HL) _H →Ar	1	·	S	P	R	R
	AND HL	10 100 110			-	-	S	D	1	1	6	3		1	S	Р	R	į
	AND m	11 100 110	S		ļ	i	İ	D		2	6	Ar∙m→Aτ	1.	•	,	٠		•
		← m →		:			:				. 14	Ar··IX+d\ _m →Ar	1	1	S	P	R	E
	AND (IX+d)	11 011 101		1	S		İ	. D		3	14	Ar-IA+d'm-Ar	1	•	3	•		•
		10 100 110				1			1	į		1	!					
	-	! ← d →	-					1				į	Ι.			_	_	
	AND (IY+d)	11 111 101			S		1	i D		3	14	Ar- IY+d) _n →Ar	:	I	S	P	R	•
	1	10 100 110	1	i		i	i		1	:		İ	Ì					
		- d →			1	!		į			1							
C	CP g	10 111 g	+	+		İs	+	D	:	: 1	. 4	Ar-gr	:	1	I	V	S	1
Compare	CP (HL:	10 111 110	1		ļ	i	S	. D	1	1	. 6	Ar- HLin	1:	1	1	V	S	
	CP m	11 111 110	s		1	:	,	D		2	6	Ar – m	1:	1	1	V	S	
	CP m	(m)	3		ļ		1											
	on IV	11 011 101	1		S	İ		D	i	3	14	Ar - : IX + d) w	1:	1	1	V	S	
	CP (IX+d)	10 111 110			3	1	-			-	1		- [
	İ	(d →	1	1		i		ì		1			1					
	CD (IV) A)	11 111 101		ŀ	, s			. D	:	3	14	Ar - · IY +d) m	:	I	1	v	S	
	CP (IY+d)	10 111 110		-	"	1			!		1	•	-					
	Ì	(d →	-	i	1		İ		i	1	İ							
			+-	$\dot{+}$	+	 		+	+	-	+		+-					
Comple- ment	CPL	00 101 111		1	İ	;	İ	S/D)	. 1	3	Ār→Ar	'	•	S	•	S	
	PEC.	00 g 101		+		S/E		+	+-	1	. 4	gr – 1 → gr	1	1	1	V	S	
DEC	DEC g	00 g 101	ĺ		i	3/1	S/D	. !	1	1	10	$HL_{iq} = 1 \rightarrow (HL)_{iq}$	1	1	1	V	S	
	DEC (HL)	11 011 101	1	1	S/D		3,0	:		3	18	$(IX + d)_{M} - 1 \rightarrow$	1	1	:	V	S	
	DEC (IX+d)	00 110 101		i	3.0			-	;		i	(IX+d) _M						
		1	ļ	i		i		!			i							
		(d)		İ	S/D	, l			i	3	18	:IY +d) _m -1→	1	ì	I	v	S	,
	DEC (IY+d)	11 111 101		!	5/1	'	!	-	1		1	. (IY +d) _w	1					
		00 110 101				1		i		-	1		-					
		< d →					+-	┿	+-	+			1		<u> </u>	v	R	
INC	INC g	00 g 100				S/I			ì	1	4	gr+1→gr	1					
	INC (HL)	00 110 100	1			ì	S/I	•	-	1	10	(HL) _H +1→(HL) _H						
	INC (IX+d)	11 011 101			S/I)	1			3	18	(IX+d) _H +1→	1	1	,	v	*	*
		00 110 100		ĺ		-			į	1	ļ	(1X+d) _M	1					
	1	_ ← a →	1	- 1	l	1	- 1	1			1	I	- 1					

Table 11 Arithmetic and Logical Instructions (8 Bit) (cont)

	[A	ddress	ina			İ]		<u>_</u>			leg	_	
Operation Name	Mnemonics	Opcode	IMMED	EVT	IND	REG	REGI	MP	REL	B	States		7	6		2	1	0
MULT	MLT ww **	11 101 101	1,1112	EAT	mu	S/D	MEGI	MIL	MEL	Bytes	States 17	Operation	S	Z	н	P/	/ N	C
MULI	ML: WW	01 ww1 100				3/10				2	11	wwHr×wwLr→ww ₀	.	•	•	•	•	•
Negate	NEG	11 101 101	t		 	 		S/D	-	2	6	0-Ar→Ar	1	1	1	v	s	1
		01 000 100						5,2		•	"	V AL-AL	1.	٠	•	•	3	•
OR	ORg	10 110 g				S		D		1	4	Ar+gr→Ar	1	1	R	P	R	R
	OR (HL)	10 110 110				1	S	D		1	6	Ar+(HL) _m →Ar	1	I	R	P	R	R
	OR m	11 110 110	S					Đ		2	6	Ar+m→Ar	1	1	R	P	R	R
	OR (IX+d)	(m)			s			D		3	14	Ar+(IX+d) _m →Ar	1		R	ъ		
	OK (IX / U)	10 110 110			,			U		,	17	AIT (IATO)# TAI	Ι,	I	K	P	R	R
		< d >																
	OR (IY+d)	11 111 101	ĺĺ		S			D		3	14	Ar+(IY+d) _m →Ar	1	1	R	P	R	R
		10 110 110																
		< d →			ļ													
SUB	SUB g	10 010 g				S		D		1	4	Ar−gr→Ar	1	1	1	V	S	1
	SUB (HL)	10 010 110					S	D		1	6	Ar-(HL) _M →Ar	1	1	I	V	S	1
	SUB m	11 010 110 (m)	S					D		2	6	Ar-m→Ar	1	1	I	V	S	1
	SUB (IX+d)	11 011 101			s			D.		3	14	Ar-(IX+d) _m →Ar	1	ı	1	v	s	1
	SOD (IX : a)	10 010 110			"					,	.,	AI - (IA +G)N -AI	1	1		٧	3	4
		⟨ d ⟩'								-								
	SUB (IY+d)	11 111 101			S			D	i	3	14	Ar-(IY+d) _a →Ar	1	ı	1	V	s	1
		10 010 110																
		⟨ d →																
SUBC	SBC A.g	10 011 g				S		D		1	4	Ar–gr–c→Ar	1	I	1	V	S	. 1
	SBC A,(HL)	10 011 110					S	D		1	6	Ar - (HL) _m - c→Ar	1	1	I	V	S	I
	SBC A,m	11 011 110 < m >	S					D	ļ	2	6	Ar-m-c→Ar	1	1	1	V	S	1
	SBC A,(IX+d)	11 011 101			s			D	j	3	14	Ar-(IX+d) _w -c→Ar	1	1	1	V	s	1
		10 011 110					1	-	i	-			`	•	•	•	Ū	•
		< d →							ŀ									
	SBC A,(IY+d)	11 111 101			S.	İ		D		3	14	Ar-(IY+d) _a -c→Ar	1	1	I	V	S	1
		10 011 110 < d >						i					ļ					
Test	TST g **	11 101 101				s				2	7	Az-gr	ī	1			R	R
		00 g 100		- 1				l							-	-		
	TST (HL) **	11 101 101			İ		S			2	10	Ar (HL)	1	I	5	P	R	R
	TST m **	00 110 100 11 101 101	s					į		3	9	Ar∙m	١,					
	131 111	01 100 100		İ			j	Ì		3	,	VI.II	'	1	5	P	K	K
		< m →		- 1	ŀ		l		- 1	1								
KOR	XOR g	10 101 g			1	S		D	\neg	1	4	Ar⊕gr→Ar	1	Ţ	R	P	R	R
ļ	XOR (HL)	10 101 110				İ	s	D		1	6	Ar⊕(HL) _m →Ar	i	1	R	P	R	R
	XOR m	11 101 110	s	İ				D		2	6	Ar⊕m→Ar	ı	ı	R	P	R	R
	VOD /IV · II	(m)			ا ي		i						١.		_	_	_	_
	XOR (IX+d)	11 011 101 10 101 110		l	s			D		3	14	Ar⊕(IX+d) _m →Ar	1	1	R	P	R	R
		(d)			ĺ		}		}		J							
	XOR (IY+d)	11 111 101			s		}	D		3	14	Ar⊕(lY+d) _m →Ar	١,	ı	Đ	P	R	
		10 101 110			-			-		•		· · · · · · · · · · · · · · · · · · ·		•		4	ď	•
		⟨ d →			1					1								

Table 12 Rotate and Shift Instructions

	1		Ι			dress	·									ag	_	_
Dogration									DC:		States	Operation	7 S	<u>6</u> Z	4 H	2 P/V	1 N	C
peration lame	Mnemonics	Opcode	MANAED	EXT	IND	REG	REGI	IMP	REL	Bytes		Operation	-	<u>-</u>	R	-:-	R	-
otate	RLA	00 010 111						S/D		1	3	-0-00000	i	1	R	P	R	1
nd	RLg	11 001 011				S/D				2	7	c 57	1	•	a.	•		٠
hift		00 010 g			Ī					2	13		1	1	R	P	R	1
lata	RL (HL)	11 001 011				ļ	S/D			Z	13		١.	•		•	•	
		00 010 110								4	19		1	1	R	P	R	1
	RL (IX+d)	11 011 101		Į	S/D		ļ			ļ "	19		•	•	••	-		
	1	11 001 011	ĺ									1	1					
		(d) 00 010 110					İ											
	D. (DV) 4)	11 111 101	1		S/D					4	19		1	1	R	P	R	1
	RL (IY+d)	11 001 011			3/0			ļ		'								
		(d)		ł		İ												
	1	00 010 110		ĺ	İ													
	RLCA	00 000 111		ļ				S/D		1	3			•	R	•	R	Ţ
	RLC g	11 001 011	-			S/D				2	7	C 13-4-11-11-11-11-11-11-11-11-11-11-11-11-1	1	1	R	P	R	1
	NLC 8	00 000 g		ĺ				İ					1					
	RLC (HL)	11 001 011			1		S/D		Ì	2	13		1	1	R	P	R	1
	RDC (III)	00 000 110									İ					_	_	
	RLC (IX+d)	11 011 101	ĺ		S/D	1	İ	ļ		4	19		1	1	R	P	R	1
	1.20	11 001 011				İ						}						
		⟨ d →																
		00 000 110		ļ	1					İ	1				_		_	,
	RLC (IY+d)	11 111 101		1	S/D					4	19		1	Ī	R	P	R	
		11 001 011		Ì	1	1						COTTO A						
		< d →					ļ				1	<u></u>						
		00 000 110				1		İ				TITLE HU	4 ,	1	R	P	R	
	RLD	11 101 101					İ	S/D		2	16	67 L	١.	•		•		
		01 101 111		1		İ			İ	١.	,	I	١.		R		R	
	RRA	00 011 111	}			1	1	S/D	1	1 2	3 7	أرنسستن أ	1	1	R		R	
	RR g	11 001 011			1	S/D				²	1 '	67 sa c	1.	•		•	•	
		00 011 g					1		ĺ	2	13		1,	1	R	P	R	
	RR (HL)	11 001 011			į		S/D			"	13		1	•	-			
		00 011 110			0.00				1	4	19		1	1	R	P	R	
	RR (IX+d)	11 011 101	1		S/D				1	1	"							
		11 001 011							ļ									
		< d →					-											
		00 011 110			S/D	. 1	i			4	19		1	1	R	. P	R	:
	RR (IY+d)	11 001 011	ļ		3/10	' <u> </u>				-	-		1					
		(d)	İ					İ					ĺ					
		00 011 110						1	1	1								
	RRCA	00 001 111		ļ	j	-		S/D	,	1	3		٠.		F		R	
	RRC g	11 001 011				S/E	•	1		2	7	4	7 1	. 1	F	ł P	R	t
	ARC 8	00 001 g			İ						1							
	RRC (HL)	11 001 011					S/D	.		2	13		1	1	F	₹ P	R	ł
	icke (ii2)	00 001 110		1				1								_	_	
	RRC (IX+d)	11 011 101			S/I)	1	ı	1	4	19		1	1	I	R P	P	₹
		11 001 011						ļ	-				-					
		⟨ d →																
		00 001 110								1			١.					
	RRC (IY+d)	11 111 101			S/I)			1	4	19		1	1		R P	1	R
		11 001 011		1						1								
		⟨ d →							1									
		90 901 110		-	1	-		1				l						

Table 12 Rotate and Shift Instructions (cont)

		}			Ad	ldress	ina								F	lag		
Operation	l			·				,	,				7	6	4		1	0
Name	Mnemonics	Opcode	MMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	8	Z		P/V	N	C
Rotate	RRD	11 101 101						S/D		2	16	 	1	1	R	P	R	•
and		91 109 111		l								CITTION.]					
Shift	SLA g	11 901 911		ĺ	ļ	S/D				2	7	<u> </u>	1	1	R	P	R	ı
Data		00 100 g	1		1							·					_	
	SLA (HL)	11 001 011			ł		S/D			2	13	C 97 96	1	I	R	P	R	ı
		00 100 110	1		l								١.		_	_	_	
	SLA (IX+d)	11 011 101		ļ	S/D					4	19	•	1	I	R	P	R	1
		11 001 011																
	1	< d →											ŀ					
		00 100 110			l										_		_	
	SLA (IY+d)	11 111 101			S/D					4	19		I	I	R	P	R	1
	1	11 001 611								Ì			1					
		< d →	1		i	ŀ		ı										- 1
		00 100 110	1										1					
	SRA g	11 001 011	1			S/D				2	7	فالسيستان	1	1	R	P	Ř	1
		00 191 g	1				1			-		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
	SRA (HL)	11 001 011					S/D	-		2	13		1	1	R	P	R	1
		00 101 110						- 1		-			1					
	SRA (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	1
	ł	11 001 011	1				1											
	1	⟨ d →					- 1											- 1
		00 101 110					- 1						l					- 1
	SRA (IY+d)	11 111 101	1		S/D		ļ			4	19		ı	I	R	P	R	1
		11 001 011						- 1										- 1
		< d →	1					- 1										
		00 101 110						1		- 1								
	SRLg	11 001 011				S/D				2	7	• -ûnnni -ô	1	Ī	R	P	R	1
		00 111 g						İ				" "			_			
	SRL (HL)	11 001 011				i	S/D	ĺ		2	3		ı	I	R	P	R	I
		00 111 110	1				ļ	ĺ		[ĺ					
	SRL (IX+d)	11 011 101			S/D					4	19		1	I	R	P	R	ı
		11 001 011					[- 1								
		< d →					ŀ											ļ
		00 111 110					İ			_ [_	_	_]
	SRL (IY+d)	11 111 101			S/D				Ì	4	19		1	1	R	P	R	1
		11 001 011		j									1					
		< d >		i									ĺ					- 1
		00 111 110						ŀ					ĺ					

Table 13 Bit Manipulation Instructions

		T								, ,					F	lag		
					Ad	dress	ing					1	7	6	4	2	1	0_
Operation Name	Mnemonics	Opcode	MMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	С
Bit Set	SET b.g	11 001 011				S/D				2	7	l→b·gr		•	•	•	٠	•
Dit Set	021 04	11 b g					ľ						1					
	SET b.(HL)	11 061 011	1.				S/D	İ		2	13	1→b·(HL) _m	•	•	•	•	٠	•
	33.	11 в 110							1				1					
	SET b,(IX+d)	11 011 101			S/D					4	19	1→b·(i X+d) _m	1.	•	•	•	•	•
		11 001 011	1			1		İ					1					
		⟨ d →	i						Ì		1							
		11 Ь 110	1			1				ŀ			1					
	SET b, (IY+d)	11 111 101			S/D	ļ				4	19	1-b-(IY+d) _M	'	•	·			
		11 001 011	l	,	1	1			1									
		< d →			1					1	ļ							
		11 b 110		<u> </u>		<u> </u>		L_	↓	 	— —		+					
Bit Reset	RES b.g	11 001 611				S/D				2	7	0→b·gī	'	•	•	•	•	
Bit Reset R		10 b g	1						Ì		1							
	RES b,(HL)	11 001 011	1		1		S/D	}		2	13	0→b·(HL) _M	'	•	·			
		10 b 110	1					1			Ì	0 1 (PV) 1)						
	RES b, (IX+d)	11 011 101	-	1	S/D	ļ				4	19	0→p· (IX + q) ^M	1.	·				
		11 001 011			ĺ			1	1		1		!					
	İ	< di →	į					1	-				1					
		10 b 110				1	1	ļ		١.,	19	0→b·(JY+d) _m	١.					
	RES b.(IY+d)	11 111 101			S/D			İ		4	19	V-0-(11 + u/m						
		11 001 011		1	l	j			İ		1							
		< d →		Ì				İ			İ							
		10 b 110		<u> </u>	<u> </u>			↓	+	+	+	b·gr→z	- v	1			R	
Bit Test	BIT b,g	11 001 011		1	İ	S	ļ	1	i	2	6	b·gr→z	Α.	•	•	, ,		
		01 b g	1			1	1.		1		9	b·(HL) w→z	Y	ı		: х	R	
	BIT b,(HL)	11 001 011					S	İ		2	, ,	0. (Hr) - Z	1	•	•	•	-	
		01 Ъ 110	1						Ì	١.	15	$b \cdot (IX + d)_{m} \rightarrow z$	x	ı	9	: X	R	٠,
	BIT b,(IX+d)	11 011 101		!	S				Ì	4	13	U-(1X+U/# -2	"	•				
		11 001 011	ĺ			-	1		ļ									
		< d →				İ		1	i	ļ								
		01 b 110	i	1	_		ĺ			,	15	$\overline{b \cdot (IY + d)_{w}} \rightarrow z$	l x	: 1	: :	s x	F	ŧ.
	BIT b,(IY+d)	11 111 101	ļ		S	1		İ		,	1.5	D 11110/# 2	1					
		11 001 011							-		ļ							
	ļ	< d →			1		Į			Į	1							
		01 b 110		1	⊥													

Table 14 Arithmetic Instructions (16 Bit)

		İ			Ar	ldress	ina					!			F	lag		
Operation							any			j	1		7	6	4	2	1	0
Name	Mnemonics	Opcode	MMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	н	P/V	N	С
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	HLa+wwa→HLa	T .		X	•	R	1
	ADD IX,xx	11 011 101	1			S		D		2	10	IX _e +xx _e →IX _e	١.		X		R	1
		00 xx1 001				l			ĺ									
	ADD IY,yy	11 111 101	1			S		D		2	10	IY _n +yy _n →IY _n			х		R	ı
	<u> </u>	00 yyl 001								l								
ADC	ADC HL,ww	11 101 101				S		D		2	10	HL _e +ww _e +c→HL _e	1	1	X	v	R	1
		01 ww1 010																
DEC	DEC ww	00 ww1 011				S/D				1	4	wwl→wwe	1.		٠.			
	DEC IX	11 011 101						S/D		2	7	1X ₂ - 1 → 1X ₂	.					
		00 101 011]									, "						
	DEC IY	11 111 101						S/D		2	7	IYa-1→IYa						
	1	00 101 011											İ					
INC	INC ww	00 ww0 011				S/D				1	4	ww _z +1→ww _z	١.		-;-	· ·		_
	INC IX	11 011 101						S/D		2	7	$IX_n+1\rightarrow IX_n$						
		00 100 011	1 1						i	İ								
	INC IY	11 111 101	1 1					S/D		2	7	$IY_R + 1 \rightarrow IY_R$.					
		00 100 011																
SBC	SBC HL,ww	11 101 101				S		D		2	10	HL _e -ww _e -c→HL _e	1	I	х	V	s	1
		01 ww0 010	1				-	1					1					

Data Transfer Instructions

Table 15 8-Bit Load

	T		T .													leg		_
					Ad	dress	ing						7	6	4	2	1	0
Operation Name	Mnemonics	Opcode	MAMED	EXT	IND	REG	REGI	MP	REL	Bytes	States	Operation	S	Z	_	P/V		
Load	LD A.I	11 101 101						S/D	ŀ	2	6	lr→Ar	1	1	R	EF,	R	•
B-Bit Data		01 010 111	1		ļ						1	1	١.		_			
	LDAR	11 101 101	1	1			1	S/D		2	6	Rr→Ar	1	1	K	ŒF,	K	•
	1	01 011 111				1				1		1	1					
	LD A.(BC)	00 001 010	j	1	1		S	D		1	6	(BC) _u →Ar (Note 1)	١.	•	•	•	•	•
	LD A,(DE)	00 011 010	1				S	D		1 1	6	(DE) _u →Ar	١.	•	•	٠	•	
	LD A.(mn)	00 111 010		S	1]	ł	D		3	12	(mm) _{se} →Ar	١.	•	•	•	•	•
		(n)	1				1			i	ļ	1	1					
		(m)	1		1	l			1		1							
	LDIA	11 101 101	1			ŀ		S/D		2	6	Ar→ir		•	•	•	٠	•
		01 000 111	1			1]		1		ł					
	LDRA	11 101 101		İ			l	S/D		2	6	Ar→Rr	١.	•	•	•	•	
	LAP RUN	01 001 111	1		ļ	1	1					1	1					
	LD (BC),A	00 000 010	1				D	S		1	7	Ar→(BC) _N	.	•	•	•	•	•
	LD (DE).A	00 010 010		1			D	s		1	7	Ar→(DE) _m	1.	٠	•	٠	٠	•
	LD (mn),A	00 110 010	1	D	1	l		S	1	3	13	Ar→(mn) _M	١.	•	•	•	•	
	(Man),72	(n)		1			j	1		1			1					
		(m)		1		1	1			1			1					
	LDgg	01 g g	١	1	1	S/D		1		1	4	er'→er	•	•	٠	•	•	
		01 g 110				D	s			1	6	(HL) _a →gr	1 .	•	•		•	
	LD g,(HL)	00 g 110	s			D	•		1	2	6	m→gr		•	•	•	٠	
	LD g,m	(m)	"	1		-						_						
	1.5 - TV (4)	11 011 101	ļ		S	a l				3	14	(IX+d) _n →gr	-	•		٠	٠	
	LD g,(IX+d)	01 g 110	Ì	1	"	-	1	1		ļ			1					
		(d)				i	1	ļ	1	1		1						
	T. (797 . 4)	11 111 101			s	Q			1	3	14	([Y+d) _m →gr		٠			•	
	LD g,(IY+d)	1			"		1		1	1			1					
		01 g 110			1			1	1		1							
		⟨ d →	s				D			2	9	m→(HL)	١.					
	LD (HL),m	00 110 110	3				"			1 -	1	1	1					
		⟨ m ⟩		1	l D			Ì		4	15	m→(IX+d) _m	١.					
	LD (IX+d),m	11 011 101	S		٦,				1	1	1		1					
		00 110 110		ļ	1				1				1					
		< d →		1		-	1			1	ļ		i					
		⟨ m →	_		D	İ			1	4	15	m→(fY+d) _m	١.					
	LD (IY+d),m	11 111 101	S		יי ו					1	"		ì					
		00 110 110			1		1											
İ	}	⟨ d →					-	-					1					
		⟨ m >				١,	D			1	7	gr→(HL) _{el}	١.					
1	LD (HL).g	01 110 g			_	S	۵ ا	-		3	15	gr→(IX+d) _m	١.					
	LD (iX+d).g	11 011 101		ĺ	D	5				1 .	1.5	- \ar / -/						
ļ	- 1	01 110 g							İ									
1	1	< d >			_	_		1	1	3	15	gr→(IY+d) _M	1.	. ,				
Į.	LD (IY+d).g	11 111 101			D	S	-			3	13	State of the state						
		01 110 g			-				1									
	1	< d →		1	i		- [1				<u> </u>						

Note: 1 Interrupts are not sampled at the end of LD A, 1 or LD A, R.

Table 16 16-Bit Load

						ddress	ina								F	leg		
Operation	l							.			_		7	6			_1	
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	H	₽/	V N	C
Load 16-Bit Data	LD ww.mn	00 ww0 001	S			D				3	9	HEI -MM*	1.	•	٠	•	•	•
IV-UNI DAIA		< n >	ľ			1							1					
		(m)		1				_	1			l						
	LD IX,ma	11 011 101	S	1				D		1	12	mn→IX _a	1.	•	•	•	•	•
	Ì	(u)								•								
		(m)							ĺ									
	LD IY.ma	11 111 101	s					D		4	12	mo→lY.	1.					
		80 100 001	-		ļ				ł	'	12	then all f				-		-
		(n)	1						1									
		(m)	1 ,						ŀ									
	LD SP,HL	11 111 001	1					S/D	İ	1	4	HLa→SPa	٠.					
	LD SP,IX	11 011 101	i i					S/D		2	7	IX _e →SP _e						
		H 111 001											1					
	LD SP.IY	11 111 101						S/D		2	7	IY.→SP.						
		11 111 001	1		Ì							i						
	LD ww,(ma)	11 101 101		S	ľ	D			1	4	18	(mn+1) _n wwHr	•					
		01 ww1 011										(mn) _n →wwLr	1					
		(B)										ŀ	1					
	[(m)	1															
	LD HL,(ma)	00 101 010		S				D		3	15	(mn+1) _n →Hr	1.	٠	•	•	٠	٠
		(n)										(mn) _n →Lr	ł					
	LD IX.(mn)	(m)		s														
	LU IA, (mm)	11 011 101 00 101 010	1 1	3				D	i	4	18	(mn+1) _m →IXHr	1.	•	•	•	•	•
		⟨ n ⟩]				İ					(mn) _m →IXLr						
1		(m)	1							ļ								
	LD IY.(mm)	11 111 101		s				D		4	18	(mn+1) _m →lYHr	١.					
		00 101 010		•				-		, ,		(mn),,→iYLr						-
		⟨ n ⟩										(03)/1 112						
		(m)				ļļ		i		ì			1					
	LD (mn),ww	11 101 101		D		s		İ		4	19	wwHr→(mn+1) _m	1.					
		01 ww6 011										wwLr→(mn) _H						
		< n >	1 1			ļ	i			}			1					
i		(m)				{		İ		}]					
	LD (mn),HL	00 100 010		D		l		S		3	16	Hr→(mn+1) _m	} .	•		•	٠	•
		(n)										Lr→(mn) _#						
		< m >		_									ŀ					
1	LD (mm),IX	11 011 101		D				S		4	19	IXHr→(mn+1) _m	٠.	•	•	•	٠	•
		00 100 010								l		IXLr→(mm) _m						
		(n)		-		ļ							1					
	LD (mn).JY	11 111 101		D			i	s		, 1		NU	1					
1	TO (00) 11	00 100 010		ע	}		ł	3	1	4	19	IYHr→(mn+1) _n	1	•	•	•	٠	٠
Ì		(U)		1		Ì	İ		1	1		IYLr→(mn) _m	1					
j		(m)						ļ		Ì			1					
		\ W /	L	- 1	[- 1		- 1					í					

Table 17 Block Transfer

	1		Г												FI	ag .		
	ļ	i			A	idress	ing			ļ				6			1	0
Operation Name	Mnemonics	Opcode	I CHARLED	EXT	IND	REG	REGI	MP	REL	Bytes	States	Operation	8		<u> H</u>	P/V	N	<u>_</u>
Block	MILITARIO	- CP0000	_											3		2		
	CPD	11 101 101	i	1			s	s	İ	2	12	Ar-(HL) _m	1	1	1	1	S	•
Transfer Search	CFD	10 101 801			1	1]		ł	l		BC _e −1→BC _e						
		10 101 001	}		ŀ						1	HL _o −1→HL _o	1	3		2		
Data	CPDR	11 101 101					S	s		2	14	BCe #0 Ar # (HL)	1	1	1	1	S	•
	CFDR	10 111 001	1	1				1	ļ	1	12	BCa=0 or Ar=(HL)	İ					
		10 111 001		ŀ		i	1			1		Ar-(HL)						
			1					1			1	Q BC _e -1→BC _e	ļ					
		1				1	1					HLa-1→HLa						
	j			ł				1	1		1	Repeat Q until	l					
			1		1		ļ			}		Ar=(HL)u or BCa=0	i	3		2		
•	~~	11 101 101		1	1	1	s	s	1	2	12	Ar-(HL)	1	1	I	1	\$	٠
1	CPI	10 100 001			1		-	-	1	1		BC _a -1→BC _a	ì					
	ŀ	10 100 001	1			1						HLa+1→HLa		3		2		
		11 101 161	1	1			s	S		2	14	BCa≠0 Ar≠(HL)m	1	I	1	1	S	•
	CPIR	10 110 001		1			"		1	-	12	BC,=0 or Ar=(HL),	Ì					
		10 110 001	1	1			1					(Ar-(HL)						
1	i	1	1	1	1				1			Q BC _a -1→BC _a	1					
!		1			ļ		1					HLa+1→HLa						
				ł	İ			1	1			Repeat Q until	1					
				1				i				Ar = (HL) a or BCa=0				2		
		11 101 101	1	1			S/D		1	2	12	(HL) _m →(DE) _m	•	•	R	1	R	•
	LDD	10 101 000	-	1		ŀ	-,-	!		1	1	BC _e -1→BC _e	1					
		10 101 000	1					1				DE _a -1→DE _a						
		ł		1	1	-			1		[HLa-1→HLa						
	1	11 101 101	1	ļ		Ì	S/D		1	2	14 (BCz #0		1.	٠	R	R	R	•
	LDDk	10 111 000					0,2	1			12 (BC _n =0	$Q \begin{vmatrix} BC_1-1 \rightarrow BC_1 \\ DE_1-1 \rightarrow DE_2 \end{vmatrix}$						
ļ		10 111 000	1		-		ì			ļ		Q DE _a −1→DE _a						
ĺ		l l			İ				1	İ		HL _n -1→HL _n						
						1			ļ	1		Repeat Q until	1					
		ļ	1	1	1			1	Ì			BC _e =0				2		
1	1.5.	11 101 101			ļ		S/D			2	12	(HL) _m →(DE) _m	1.	•	F	1	R	: •
ł	LDI	10 100 000	1	1	1		""		1		1	BC _n -1→BC _n						
		10 100 000		ŀ		Ì			1			DE _a +1→DE _a	ĺ					
			1									HLa+1→HLa	-					
		11 101 101			1		S/E	,		2	14 (BC ₂ #4)) (HL) _m →(DE) _m	.		1	R	R	1 -
	LDIR	10 110 000	-				"-				12 (BC ₀ =0	$Q = \begin{cases} BC_x - 1 \rightarrow BC_x \\ DE_x + 1 \rightarrow DE_x \end{cases}$	l					
l		10 110 000	- 1									DE _e +1→DE _e	-					
	1	1	ł								1	HLa+1→HLa						
1												Repeat Q until						
i	1	1						-	1			BC _n =0						

Note: 2 P/V = 0: BC_R-1 = 0 P/V = 1: BC_R-1 \neq 0 3 Z = 1: Ar = (HL)_M Z = 0: Ar \neq (HL)_M

Table 18 Stack and Exchange

					A	ddress	ina						Ţ		F	lag		
Operation Name	Mnemonics	Opcode	HMMED	FYT	IND	REG	REGI	IMP	REL	Bytes	States		7			2		0
PUSH	PUSH 22	11 zz0 101	1		1100	+	neai		HEL			Operation	S		н	_P/\	<u> </u>	<u>_C</u>
rosn	rusn zz	11 220 101	1		ļ	S		D		1	11	zzLr→(SP-2)w	-	•	•			•
		ļ				į	1	 				zzHr→(SP-1) _M	-					
	PUSH IX			İ	i	Ì	İ		}		Í	SP _n - 2→SP _n						
	rusn ix	11 011 101	1			ĺ	ļ	S/D	ļ	2	14	IXLr→(SP-2) _M						٠
		11 100 101			!		ĺ		1		I	IXHr→(SP-1) _m	1					
		i	1		i	;			İ	!		SP _n -2→SP _n						
	PUSH IY	11 111 101				1	i	S/D		2	14	IYLr→(SP-2) _M	1 .					
	!	11 100 101	Î.		l					!		IYHr→(SP-1) _m	-					
	+	<u> </u>			: i							SP _R -2→SP _R	i					
POP	POP zz	11 zz0 001				D		S		1	9	(SP+1), →zzHr	1 .	- .			-	
	1					!						(SP) → zzLr	İ					
		1	! !		I	i	i					SP _a +2→SP _a	İ					
	POP IX	11 011 101	į i		į			S/D		2	12	(SP+1) _m →IXHr	١.					
	!	11 100 001	l i									(SP) _m →IXLr	-					
		i	1 !									SP _a +2→SP _a	i					
	POP IY	11 111 101	į .					S/D		2	12	(SP+1),→IYHr						
	i	11 100 001	1									(SP) _w →IYLr						
	i	i :	[SP. +2→SP.	İ					
Exchange	EX AF,AF	00 001 000						S/D		1	4	AF AF.	+-				_	
	EX DE,HL	11 101 011	1		İ	İ	- 1	S/D	i	1	3	DE• → HL•				Ţ.	Ť	•
	EXX	11 011 001	1	!		į		S/D		i i	3	BC _n -BC _n	1	Ċ			•	•
							1	I	i	•	•	DE DE.	1	-			•	•
	1		!	j	1			i	ļ			HL, HL,						
	EX SP.HL	11 100 011		i		i	ļ	S/D		1	16	Hr⊷(SP+1) _m						
		1				İ			i	.		Lr⊷(SP) _m	1			•	•	•
	EX (SP),IX	11 011 101	l į		İ	!	i	S/D		2	19	IXHr → (SP+1)	1					i
EA		11 100 011		- 1		İ		J. 2	í	-		IXLr-(SP)			•	•	•	•
	EX (SP) JY	11 111 101	l i			ļ	- !	S/D		2	19	IYHr-(SP+1) _H	1					j
		11 100 011	!!	i	- !	ļ	į	3, 2	!	-	1.7	IYLr→(SP) _N		•	•	•	•	• 1

Note: 4 In the case of POP AF, Flag is written a current contents of the stack.

Program Control Instructions

Table 19 Program Control

	T.,	T									!		<u>_</u>			lag		
	ĺ				Ac	idr ess							7	6	4	2	1	C
peration larne	Mnemonics	Opcode	MMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	<u> </u>	P/\	/ П	
all	CALL mn	11 001 101 (n) (m)		D						3	16 6 (f : false)	PCHr→(SP-1) _H PCLr→(SP-2) _H mn→PC _g SP _g -2→SP _g continue: f is false		•	•			
	CALL f.mn	11 f 100 (n)		D						,	16 (f : true)	CALL ma: f is true						
iump	DJNZ j	60 910 090 (j-2)							D	2 2	9 (Br = 0) 7 (Br = 0)	Br-1→Br continue: Br=0 PC _n +j→PC _n : Br≠0		•	•	٠	•	•
	JP f.mn	11 f 910 (n) (m)		D				! !		3	6 (f : false) 9 (f : true)	mn→PC _k : f is true continue: f is false		•	•		•	•
	JP mn	11 000 011 (n)		D						3	9	mn→PC _k	.	•	•	•	•	
	JP (HL) JP (IX)	(m) 11 101 001 11 011 101			ŀ		D D			1 2	3 6	HL _R →PC _R IX _R →PC _R	.			•		
	JP (IY)	11 101 001 11 111 101 11 101 001					D			2	6	IY₃→PC₃	.					
	JR j	00 011 000 (j-2)							D	2 2	8	PC _R +j→PC _R continue: C=0		•				
	JR C.j JR NC.j	00 111 000 (j·2) 00 110 000							D	2 2	8	PC _n +j→PC _n : C=1 continue: C=1						•
	JR Z.j	(j-2) 00 101 000			ļ				D	2 2 2	8 6 8	$PC_n+j\rightarrow PC_n: C=0$ continue: $Z=0$ $PC_n+j\rightarrow PC_n: Z=1$				•	•	•
	JR NZj	(j-2) 00 100 000 (j-2)							D	2 2	6 8	continue: $Z=1$ $PC_n+j\rightarrow PC_n: Z=0$	1	•	· 	•	·	· —
Return	RET	11 001 001						D		1	9	(SP) _H →PCLr (SP+1) _H →PCHr SP _n +2→SP _n		•	•	•	•	•
	RET f	11 f 000							D	1	5 (f : false 10 (f : tru			•	•	•	•	•
	RETI	11 101 101 01 001 101					E I	D		2	22	(SP) _N →PCLr (SP+1) _N →PCHr SP _R +2→SP _R		•	•	•	•	•
	RETN	11 101 101 01 000 101						D		2	12	(SP) _M →PCLr (SP+1) _M →PCHr SP ₈ +2→SP ₈ IEF ₇ →IEF ₁		•	•		•	•
Restart	RST v	11 v 111						D		1	11	PCHr → (SP-1) _m PCLr → (SP-2) _m 0→PCHr v→PCLr SP _n -2→SP _n		•	•		•	•

I/O Instructions

Table 20 I/O

	i		i		Ac	idress	ing									lag		
Operation Name	Mnemonics	Opcode	MMED	EXT	IND	REG	REGI	IMP	1/0	Rytes	States	Operation	7 S	6 Z	4	P/V	1 N	C
Input	IN A,(m)	11 011 011	 		1			D	s	2	9	(Am)₁→Ar	1.	<u></u>				
		< m →			•	-		_	_	i -	1	m→A ₄ ~A ₇						
												Ar→A₄~A ₁₁						
	IN g,(C)	11 101 101				D			s	2	9	(BC),→gr						
		01 g 000	1 .						_			g=110 Only the	1	1	R	P	D	
			1 1									flags will	1	•	••	•	••	
			1									change.						
			1 1									Cr→A₁~A₁						
												Br→A ₄ ~A ₁₄						
	IN0 g,(m) **	11 101 101		ĺ		D			S	3	12	(00m) _x →gr	1	1	R	P	R	
		00 g 000	1				ĺ					g=110 Only the	'	•	•	•	•	
	1	< m >						ì				flags will	1					
												change.						
	1	1										m→A ₄ ~A,						
								İ				00→A ₀ ~A ₁₆	İ	5			6	
	IND	11 101 101] [ĺ	,	İ	D		S	2	12	(BC) ₁ →(HL) ₄	x		Х	X	1	X
	1	10 101 010			Ì			1				HLe-1→HLe						
				!			ļ	ŀ				Br – i → Br						
				İ					1			Cr→A₀~A,						
		İ			ĺ	1				ĺ		Br→A, ~A,					6	
	INDR	11 101 101		- 1		ľ	D	ĺ	S	2	14(Br = 0)	$(BC)_1 \rightarrow (HL)_M$	X	S	X	Х		х
		10 111 010		İ			İ		İ	-	12(Br=0)	Q HL-1→HL						
					İ					İ		Br-1→Br						
				Į								Repeat Q until						
				İ			ĺ					Br = 0	İ					
					1	-		1		i		Cr→A _o ~A,						
		ĺ	1		i		ļ		į.			$Br \rightarrow A_a \sim A_{15}$						
				ļ		ĺ								5			6	
	INI	11 101 101		i			D	1	S	2	12	$(BC)_i \rightarrow (HL)_M$	X	Ī	X	Х	I	X
		10 100 010		İ	İ				i			$HL_R + 1 \rightarrow HL_R$						
İ	!		l i							-		Br-1→Br						
								ĺ				$Cr \rightarrow A_{\bullet} \sim A_{\tau}$						
				i					i			$Br \rightarrow A_a \sim A_{15}$					6	
	INIR	11 101 101		i			D		S	2	14(Br≠0)	$ (BC) \rightarrow (HL) $	X	S	X	X	;	X
		10 110 010			ł		İ	i			12(Br=0)	Q HL _k +1→HL _k						
			1				1			i		Br-1→Br						
		:		i	ļ		i			ļ	!	Repeat Q until						
1		į			İ			j		-		Br = 0						
				ļ		1		!			-	Cr→A ₄ ~A ₇						i
i				i				ĺ	-	ĺ	İ	Br→A,~A,s						

Note: 5 Z = 1: Br - 1 = 0

Z = 0: Br $-1 \neq 0$ E = 0: Br $-1 \neq 0$ E = 0: MSB of Data = 1 E = 0: MSB of Data = 0

Table 20 I/O (cont)

			Addressing						_	_	4	9	•	•				
Operation								-	VO	Bytes	States	Operation	8	ž	•		1 N	c
Neme	Mnemonics	Opcode	MMED	EXT	IND	MEG	REGI	S	D	2	10	Ar→(Am) ₁	- -					\exists
Output	A.(m) TUO	11 010 011						3	יי		10	m→A ₀ ~A ₇						
	1	< m >		l					1			Ar→A ₄ ~A ₁₀						
	OUT (C).g	11 101 101	1	1		s	ļ		D	2	10	gr→(BC);		٠	•	•	٠	•
	001 (0)2	01 g 001	1 1	ļ]						Cr→A ₀ ~A ₇						. !
							1					Br→A₄~A ₁₈						
	OUT9 (m) g **	11 101 101	1 1	- 1		s			D	3	13	gr→(00m) ₁	1.	•	•	•	•	•
		00 g 001	i l]	1	İ	1	ļ		m→A₀~A₁					6	
	i	(m)	1			1					۱.,	00→A ₆ ~A ₁₅ (HL) _m →(00C) ₆	1	5 I	ı	P	i	t
	OTDM **	11 101 101	1	l			S		D	2	14	HL _a -1→HL _a	'	٠	•	•	•	٠
		10 001 011	1					ļ	ŀ	1	ļ	Cr-1→Cr						
			1 1				Ì	l	1	ļ		Br-1→Br						
			1 1	- 1			ŀ	1		1		Cr→A₀~A,	-					
			1 1			1	1		1			00→A ₆ ~A ₁₅	i				6	
	OTDMR **	11 101 101	1			-	s		D	2	16(Br#0)	(HL) _m →(00C) ₁	R	S	R	S	Î	R
	UIDMIK	10 011 011				1	1				14(Br=0)	Q HLa-1→HLa Cr-1→Cr						
İ		10 011 011	1				1	1		1	ļ		-					
	1		}			1	1		1	}		¹ Br-1→Br						
			1 !		ļ					İ	1	Repeat Q until	ļ					
			1			1	1		1	1		Br=0						
	į		1		1		1					Cr→A ₀ ~A ₁ 00→A ₀ ~A ₁₈					6	
	ļ		1				١.		D	2	14(Br≠0)	$(HL)_{a} \rightarrow (BC)_{1}$	l x	S	X	X	i	X
	OTOR	11 101 101	İ		1	ļ	S	1	ע	'	12(Br=0)	1 1	"	-				
	ļ.	10 111 011	1		ļ	1			1		12/124 - 07	Br-1→Br	1					
			1			-					1	Repeat Q until						
			1				1		1	İ		Br=0						
		ļ				1	1				1	Cr→A ₀ ~A ₇						
			1	1	ŀ							Br→A ₄ ~A ₁₅		5			6	
	OUTI	11 101 101		l	1		S	1	D	2	12	(HL) _m →(BC) _t	X	i	X	X	I	X
ł	0011	10 100 011					1		1	1		HLa+1→HLa						
		-	1			1		1	}	1		Br-1→Br						
	İ		-	ì	İ				1		1	Cr→A₁~A₁					6	
				ļ	1	1			_	1.		$Br \rightarrow A_0 \sim A_{15}$ $((HL)_{10} \rightarrow (BC)_1$	v	S	X	x	•	X
1	OTIR	11 101 101	1			1	S		D	2	14(Br≠0) 12(Br≠0)	1 1	^	٠		-	•	-
		10 110 011							-	1	12/12/-07	Br-1→Br	1					
			-	l	1					1		Repeat Q until						
		1	1			-	1		1		-	Br=0						
			1	ł				1				Cr→A ₀ ~A ₇						
		1		1		1	1					Br→A _e ~A _{ts}						_
	TSTIO m **	11 101 101	s	1					s	3	12	(00C) ₁ · m	1	1	S	P	R	R
1	13110 III	01 110 100	1 -		ŀ		1					Cr→A₀~A₁	1				6	
		(m)	ļ	1	1	ļ	Į		1	1		00→A ₄ ~A ₁₅	١.	5 1		P		
	OTIM **	11 101 101				Ì	S		D	2	14	(HL) _m →(00C),	1	,	٠	r	٠,	
		10 900 911	-			-		1			1	HLa+1→HLa Cr+1→Cr						
	ŀ		1	1				-	-	İ		Br-1→Br	1					
1				ļ	ĺ		- }	1		-		Cr→A ₄ ~A ₇						
-			-	1	ļ	i			Ì			00→A ₆ ~A ₁₆	1				(j
							s		1	, 2	16(Br≠0		F	t S	R	. 5	;	: 1
	OTIMR **	11 101 101	,	ì		1	"		-		14(Br=0		1					
1		10 010 011							ļ	1	1	Q HLa+1→HLa Cr+1→Cr						
	1	1		1	1							(DL-1-D)						
						1				İ	1	Repeat Q until						
		1	1	Ì	1		1	l	1	L	l	Br=0	1					
						1		1		1	1	Cr→A ₀ ~A ₁						6
1									1			00→A ₆ ~A ₁₆	١.			, ,		6
	OUTD	11 101 101	ı		1	1	S		1	2	12	(HL) _n →(BC),	- 13		()			•
		10 101 011					- [1	1			HL _e -1→HL _e	1					
					1	1	1	-		- 1		Br-1→Br Cr→A _e ~A ₇						
			1	- 1	- 1	1	- 1	- 1	5									

Note: 5 Z = 1: Br-1 = 0 Z = 0: $Br-1 \neq 0$ 6 N = 1: MSB of Data = 1 N = 0: MSB of Data = 0

@HITACHI

Special Control Instructions

Table 21 Special Control

	!	!	1 "			ldress							1		F	lag		_
Operation	İ	!		,	_								7	6	4			C
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	L Bytes States	Operation	S	Z	H	P/V	N	C	
Special Function	DAA	00 100 111						S/D		1	4	Decimal Adjust Accumulator	1	1	1	P	•	1
Carry	CCF	00 111 111								ì	3	C→C			R		R	1
Control	SCF	00 110 111								1	3	1 - C			R		R	S
CPU	DI	11 110 011								1	3	0→IEF, 0→IEF, 7						
Control	EI	11 111 011								1	3	1→IEF, 1→IEF, 7						
	HALT	01 110 110								1	3	CPU halted						٠
	IM 0	11 101 101					İ			2	6	Interrupt					•	
		01 000 110		İ			İ					mode 0						
	IM 1	11 101 101						Ì		2	6	Interrupt						
	•	01 010 110	1				į			!		mode 1	1					
	IM 2	11 101 101					i			2	6	Interrupt					•	٠
		01 011 110				ĺ		ļ				mode 2						
	NOP	00 000 000						į		1	3	No operation			•			٠
	SLP **	11 101 101								2	8	Sleep	٠.	٠	•	•	•	•
		01 110 110																
		i						į										
					ļ	İ												

Note: 7 Interrupts are not sampled at the end of DI or El.

■ INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A,m	2	2	6
ADD A.g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

Note ••: New instructions added to Z80

MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If BC _R ≠0 and Ar≠(HL) _M)
	2	6	12
			(If BC _R =0 or Ar=(HL) _M)
CP (HL)	1	2	6
СРІ	2	6	12
CPIR	2	8	14
			(If BC _R ≠0 and Ar≠(HL) _M)
	2	6	12
			(If BC _R =0 or Ar=(HL) _M)
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
•	2	3	7 (If Br=0)
El	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM O	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (lf Br≠0)
	2	4	12 (lf Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)**	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If BC _R ≠0)
	2	4	12 (If BC _R =0)
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If BC _R ≠0)
	2	4	12 (If BC _R =0)
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),iX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww**	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM**	2	6	14
OTDMR**	2	8	16 (lf Br≠0)
	2	6	14 (If Br=0)
OTDR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)

MNEMONICS	Bytes	Machine Cycles	States
OTIM**	2	6	14
OTIMR**	2	8	16 (If Br≠0)
OTHVIN	2	6	14 (If Br=0)
OTIR	2	6	14 (lf Br≠0)
O,TIIN	2	4	12 (If Br=0)
ОТПО	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g**	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	10	22
RETN	2	4	12

MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP**	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
**TSTIO m	3	4	12
**TST g	2	3	7

MNEMONICS	Bytes	Machine Cycles	States
TST m**	3	3	9
TST (HL)**	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

■ OPCODE MAP

Table 22 First Opcode Map

Instruction format: XX

															1		Lo =	0 7	$\overline{}$	
			1	v	w(Lo =	= A11)										ВС	DE I	HL T	AF	ZZ
			į	BC	DE	HL	SP									NZ	NC NC	PO	- 	-
							(Lo =	0 -	7)							00H	10H	20H	30H	- V
				В	D	н	(HL)	В	۵	Н	(HL)			4010	1011		1101	1110	1111	
		$\overline{}$	Н	0000	0001	0010	0011	0100	0101	0110		1000	1001	1010	1011 B	C	D .	E	F	
		LO		0	1	2	3	4	5	6	7	8	9	_A	-	<u> </u>	RE			Ō
ГП	В	0000	<u> </u>	NOP	DJNZ i	JR NZ	JR NC, j				ļ	1	· '				POF			<u> </u>
	<u> </u>	0001	1			w, mn					(Note 1)	1						i, mn		2
	Ď	0010	2	LD(v	w), A	LD (mn),	LD (mn),	1			1		Ì		ļ .	ID mo		EX(SP).	DI	3
'	_					HL_	A]			i	400 4	SUB s	ANIO	OR e	J	Α	HL		
	E	0011	3		INC	ww		1	LD g.	S	i	1	JOUBS	AINU S	011	 		f, mn		4
	Н	0100	4		INC g		(Note 1)	4			i	S			İ			H zz		5
	L	0101	5		DEC (3	(Note 1)				HALT				Note 2	ADO A.m	SUB m	AND m	OR m	6
- 1	(HL)	0110	6		LD g. i		(Note 1)		(Note 2)		MALI	INOTE Z	inote 2	4016 21	1000	1	RS	Τv		7
₹	A	0111	7	RLCA		DAA		ļ				 	 		 		RE	Tf		8
111	В	1000	8	EXAF, AF		JR Z,	JR C,	4					ļ		1	RET	EXX	JP (HL)	LD SP.	9
E	С	1001	9			HL, w		1					Ì		1		İ		HL	
1	D	1010	A	LD A	(ww)			-]				1	1	ļ			JP	f, mn		Α
ာ	1		Į			(mn)	(mn)	4				ADC A	SBC A	XOR s	CP s	Table 2	IN A, (m)	EXDE, HL	E	В
- 1	E	1011	В	<u> </u>		C ww		4	LL) g, s		s	s					L f, mn		С
	Н	1100	C			Сg		4				-	-		1	CALL IN	(Note 3	Table 3	(Note 3)	D
	L	1101	D	1_		C g						Note 2	(Note 2	Note 2	(Note	ADC A,m	SBC A.n	XOR m	CP m	E
	(HL)	1110	E			g, m	Tool					-			-		R	ST v		F
	Α	1111	F	RRC	RRA				5	6	7	8	9	A	В	C	D	E	F	
		-		0	1 1	2	3	4 C	E	+ +	Á	+ -	1			Z	C	PE	M	f
				C	E	<u> </u>	A		1 -			┥				08H	18H			V
					_		g ILO	= 8 -	1			_					Lo =	8 —	<u> </u>	_

- Notes: 1. (HL) replaces g.
 - 2. (HL) replaces s.
 - 3. If DDH is added as first opcode for the instructions which have HL or (HL) as an operand in table 1, the instructions are executed replacing HL with IX and (HL) with (IX \pm d).

22H: LD (mn), HL ex: DDH 22H: LD (mn), IX

If FDH is added as first opcode for the instructions which have HL or (HL) as an operand in table 1, the instructions are executed replacing HL with IY and (HL) with (IY \pm d).

34H: INC (HL) ex: FDH 34H: INC (IY + d)

However, JP (HL) and EX DE, HL are exceptions. Note the followings:

If DDH is added as first opcode for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.

If FDH is added as first opcode for JP (HL), (IY) replaces (HL) as operand and JP (IY) is

Even if DDH or FDH is added as first opcode for EX DE, HL, HL is not replaced and the instruction is regarded as illegal.

♠ HITACHI

Table 23 Second Opcode Map
Instruction format: CB XX

												h	10=	0 - 7)						1
								0	2	4	6	0	2	4	6	0	2	4	6	ł
			HI	0000	0001	0010	0011	0100	0101	0110		1000	1001	1010		1100		<u> </u>	1111	1
		LO	\	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	1
	В	0000	0														<u> </u>	L		0
	C	0001	1]			i													1
	D	0010	2		İ															2
	E	0011	3																	3
	Н	0100		RLC g	RL g	SLA g	1		BIT	b, g			RES	b, g			SET	b, g		4
	L_	0101	5						-				-							5
F		0110		(Note 1)	(Note 1)	(Note 1)			(Not	e 1)			(No	te 1)			(No	te 1)		6
10	<u> </u>	0111	7																	7
Ē		1000	8	l			1													8
	C_	1001	9																	9
20		1010	<u> </u>																i	Α
	E	1011	В	DDA -	DD	CDA	~.		ъ.т											В
	H	1100	C	MMU g	HH g	SHA g	SRLg		BIT	b, g			RES	b, g			SET	b, g		С
	(LI \	1101								,				,						D
	(HL)	1110	F	(Note 1)	(Note 1)	INote 1)	(Note 1)		- (Not	e 1) 			(Not	te 1)			(Not	e 1)	-	Ē
Щ		1111	Г	0	1	2	3	4	E	6 7	-		_	•						F
			l	<u> </u>			3	4	5	<u>6</u> 5		8	9	A 	B 7	C	D	E	F	
								'_	3	J				9 n		1	3	5	7	
							1						,	- ''	· <i>'</i>					

Note: 1. If DDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IX + d).

If FDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IY +

Table 24 Second Opcode Map
Instruction format: ED XX

										,								
								= Ali)		1								
						BC	DE	HL	SP	ļ								
					g (Lo =													
		В	D	Н		В	D	Н	_									_
	Hi	0000	0001	0010	1	0100		0110		1000		1010	1011	1100	1101	1110	1111]
Lo	\geq	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	1
0000	0		INO (g, (m)			IN g	;, (C)				LDI	LDIR					0
0001	1	OU	TO (m),g	j	Ot	JT (C)			_		CPI	CPIR					1
0010	2							TL, ww				INI	INIR					2
0011	3				_		LD (n	nn), ww	1	OTIM	OTIMR	OUTI	OTIR					3
0100	4		TST g		TST (HL)	NEG		TST m	TSTIO m					•				4
0101	5					RETN	1			•								5
0110	6					IM 0	IM 1]	SLP	1								6
0111	7					LD I, A	LD A,I	RRD		,								7
1000	8		INO g	z, (m)			IN g					LDD	LDDR					8
1001	9			(m),g		_		(C),g					CPDR	l				9
1010	Α					-		HL, ww				IND	INDR					A
1011	В						LD w			отрм	OTDMR							B
1100	С		TS	Γg				ww		0.0.0.1	0.0	00.0	0.0					C
1101	D			-9		RETI												
1110	E				1		IM 2											E
1111	F					LDRA	LDAR											F
<u> </u>		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	1	č	Ė	- 	Ā	C	E	Ť	Á							<u> </u>		Į.
	ŀ			g	لمنتب	8 – F												
	l				, ,		<u> </u>											

■ BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

nstruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
ADD HL,ww	MC i	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ -	ΤίΤίΤίΤ	•	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ -	TITITITI	•	Z	1	1	1	1 	1	1	1
ADC HL,ww SBC HL,ww	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ -	TITITITI	•	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SUB g SBC A,g AND g OR g XOR g	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SUB m SBC A,m AND m OR m XOR m CP m	MC ₂	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC ₂	T1T2T3	HL	Data	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d)	MC ₁	T 1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
ADC A, (IX+d) ADC A, (IY+d) SUB (IX+d) SUB (IY+d)	MC ₂	T,T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1

(continued)

Note: • (Address): Invalid
Z (Data): High impedance.

**: New instructions added to Z80

OHITACHI

	Machi	ne									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOĒ	LIR	HALT	ST
SBC A, (IY+d) AND (IX+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
AND (IY+d) OR (IX+d) OR (IY+d) XOR (IX+d)	MC ₄ —	TiTi	•	Z	1	1	1	1	1	1	1
XOR (IY+d) CP (IX+d) CP (IY+d)	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
BłT b,g	MC :	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
BIT b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T1T2T3	HL	Data	0	1	0	1	1	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	МСз	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
CALL mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn If condition	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
s false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

	Machine	\$					245	IOE	LIR	HALT	ST
nstruction	Cycle	States	Address	Data	RD	WR	ME				
ALL f,mn f condition	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
s true)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP 1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	11	1	1
CCF	MC i	T1T2T3	1st opcode Address	1 st opcode	0	1	0	1	0	1	0
CPI CPD	MC 1	T,T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
O D	MC2	$T_1T_2T_3$	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	TITITI	•	Z	1	1	1	1	1	1	1
CPIR CPDR	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If BC _R ≠0 and Ar≠(HL) _M)	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	
	MC ₄ -	ΤιΤιΤιΤί	•	Z	1	1	1	1	1	1	1
CPIR CPDR	MC i	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	o 	1	0
(If BC _R =0 or Ar=(HL) _M)	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T 1T 2T 3	HL	Data	0	1	0	1	1	11	1
	MC ₄	TiTiTi	•	Z	1	1	1	1	1	1	1
CPL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DAA	MC s	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	11	1	1
				1st	0	1	0	1	0	1	0

Note: 1. Interrupt request is not sampled.

	Machin	ie									
Instruction	Cycle	States	Address	Data	RD	WR	ME	ЮЕ	LIR	HALT	ST
DJNZ j (If Br≠0)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti (Note 2)	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₄ MC ₅	TiTi	•	Z	1	1	1	1	1	1	1
DJNZ j (If Br=0)	MC t	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti (Note 1)	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
El (Note 3)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX DE, HL EXX	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX AF, AF'	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
EX (SP), HL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T1T2T3	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	SP+ 1	Н	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
	MC ₅	Ti	•	Z	1	1	1	1	1	1	1

Note: 2 DMA, refresh, or bus release cannot be executed after this state. (Request is ignored.)

3 Interrupt request is not sampled.

nstruction	Machine Cycle	States	Address	Data	ŔĎ	WR	ME	IOE	LIR	HALT	ST
X (SP), IX	MC ₆	T ₁ T ₂ T ₃	SP+1	IXH IYH	1	0	0	1	1	1	1
X (SP), IY	MC ₇	T ₁ T ₂ T ₃	SP	IXL IYL	1	0	0	1	1	1	1
ALT	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
			Next opcode Address	Next opcode	0	1	0	1	O	0	0
M 0 M 1	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
M 2	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
INC g DEC g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
8	MC ₂	Ti	•	Z	1	1	1	1	1	1	_1_
INC (HL)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
020 (1.0)	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₃	Ti	•	Z	1	1	1	11	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
INC (IX+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DEC (IX+d)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ –	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1		1	
	MC ₇	Ti	•	Z	1	1	1	1	1	1	1
	MC ₈	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1		1	1
INC ww DEC ww	MC 1	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
==	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
INC IX	MĆ 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DEC IX	MC ₂	Τ,Τ2Τ3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC IY	MC ₃	Ti	•		1	1	1	1	1	1	_ 1

	Machir	10									
Instruction	Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
IN A,(m)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	m to A ₀ -A ₇ A to A ₈ -A ₁₅	Data	0	1	1	0	1	1	1
IN g,(C)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
INO g,(m)**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC 4	T ₁ T ₂ T ₃	m to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	0	1	1	0	1	1	1
INI IND	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	BC	Data	0	1	1	0	1	1	1
	MC ₄	T1T2T3	HL	Data	1	0	0	1	1	1	1
INIR INDR	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If B r≠0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	МСз	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
	MC ₅	TiTi	•	Z	1	1	1	1	1	1	1
NIR NDR	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
lf Br=0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1

nstruction	Machine Cycle	States	Address	Data	RD	WR	MĒ	IOE	LIR	HALT	ST
P mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
P f,mn f f is false)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
1 10 1000	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn If f is true)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
. , 10 1100	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
, ·	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
JR j	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ -	TiTi	•	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j	MC 1	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
JR C.j JR NC.j JR Z.j JR NZ.j	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If condition is true)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ -	- TiTi	•	Z	1	1	1	1	1	1	1
LD g,g'	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
LD g,m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1

	Machi	ne									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	S1
LD g, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ — MC ₅	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₆	$T_1T_2T_3$	IX+d IY+d	Data	0	1	0	1	1	1	1
LD (HL),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ —	TiTiTi	•	Z	1	1	1	1	1	1	1
	MC ₇	$T_1T_2T_3$	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL),m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
.D (IX+d),m _D (IY+d),m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1	1	1	1
D A, (BC) D A, (DE)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0

	Machin	•									
nstruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
.D A, (BC) .D A, (DE)	MC ₂	T ₁ T ₂ T ₃	BC DE	Data	0	1	0	1	1	1	1
D A, (mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mń	Data	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	BC DE	Α	1	0	0	1	1	1	1
LD (mn),A	MC ₁	T,T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	11	11	1
	MC ₅	T ₁ T ₂ T ₃	mn	Α	1	0	0	11	11	1	1
LD A,I (Note 4) LD A,R	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
LD I,A LD R,A	MC ₂	$T_1T_2T_3$	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
LD ww, mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1 st opcode	0	1	0	1	0	1	o
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	M Ç₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

Note: 4 Interrupt request is not sampled.

Instruction	Machine										
	Cycle	States	Address	Data	ŔD	WŘ	ME	IOE	LIR	HALT	ST
LD HL, (mn)	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	Ó	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+1	Data	0	1	0	1	1	1	1
LD ww,(mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	Data	0	1	0	1	1	1	1
LD IX,(mn) LD IY,(mn)	MC :	T ₁ T ₂ T ₃	1st opcode Address	1 st opcode	0	1	0	1	0	1	0
	MC ₂	T,T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	Data	0	. 1	0	1	1	1	1
LD (mn),HL	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T:T2T3	mn	L	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+1	Н	1	0	0	1	1		1

nstruction	Machine Cycle	e States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
D (mn),ww	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Ti	•	Z	1	1	1	1	1	11	1
	MC ₆	T ₁ T ₂ T ₃	mn	wwL	1	0	0	1	11	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC i	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	 MC 5	Ti	•	Z	1	1	1	11	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
25 01 ,1.	MC2	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
LDI LDD	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
	MC i	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	Ō	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MĊ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1

769

	Machi	ne									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LDIR LDDR	MC ₁	T₁T₂T₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If BC _R ≠0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	DE	Data	1	0	0	1	1	1	1
	MC ₅ —	TiTi	•	Z	1	1	1	1	1	1	1
LDIR LDDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If BC _R =0)	MC₂	$T_1T_2T_3$	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1
MLT ww**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ — MC ₁₃	TITITITI TITITITI TITITI	•	Z	1	1	1	1	1	1	1
NEG	MC1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T₁T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
NOP	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
OUT (m),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	m to A ₀ -A ₇ A to A ₈ -A ₁₅	Α	1	0	1	0	1		1

	Machin		Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
Instruction	Cycle	States		1st	0	1	0	1	0	1	0
OUT (C),g	MC 1	T₁T2T3	1st opcode Address	opcode	Ū	·					
	MC ₂	T ₁ T ₂ T ₃	2nd opcode	2nd	0	1	0	1	0	1	1
			Address	opcode							
	MC ₃	Ti	•	Z	1	11	_1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	ВС	g	1	0	1	0		1	
OUTO (m),g**	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	. 1	1	1
	MC ₅	T ₁ T ₂ T ₃	m to A ₀ —A ₇ 00H to A ₈ —A ₁₅	g	1	0	1	0	1	1	1
OTIM"	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
3 ,2	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	11	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	11	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ —A ₇ OOH to A ₈ —A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆	Ti	•	Z	1	1	1_	1	1	1	1
OTIMR**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br≠O)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃		•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆ -	- TiTiTi	•	Z	1	1	1	1	1	1	1
OTIMR**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br=0)	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	11	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	11
	MC ₅		C to A ₀ —A ₇	Data 5	1	0	1	0	1	1	1
	MC ₆	Ti	•	Z	1	1	1	1	1	1	1
	INICE										(continue

	Machir	10									
Instruction	Cycle	States	Address	Data	ŔD	WŘ	ME	ЮE	LIŘ	HALT	ST
OUTD OUTD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
OTIR OTDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(lf Br≠0)	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
	MC ₅ -	TiTi	•	Z	1	1	1	1	1	1	1
OTIR OTDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br=0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
POP zz	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0		0

	Machine Cycle	States	Address	Data	RD	WR	MÊ	IOE	LIR	HALT	ST
POP IX	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
OI II	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	Data	0	1	0	1	1	1	1
PUSH zz	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ —	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	zzH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	zzL	1	0	0	1	1	11	1
PUSH IX PUSH IY	MC ,	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
rosii ii	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ –	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	11	1	1
RET f	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
is false)	MC ₂ –	TiTi	•	Z	1	1	1	1	1	1	1
RET f	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
is true)	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+ 1	Data	0	1	0	1	1	1	1

	Machir	ne									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
RETI	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0 ₅	1	0
	MC ₂	$T_1T_2T_3$	2nd opcode Address	2nd opcode	0	1	0	1	0 ₅	1	1
	MC ₃ –	TiTiTi	•	Z	1	1	1	1	1 ₅	1	1
	MC ₆	$T_1T_2T_3$	1st opcode Address	1st opcode	0	1	0	1	0 s	1	1
	MC ₇	Ti	•	Z	1	1	1	1	1 ₅	1	1
	MC ₈	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	O 5	1	1
	MC ₉	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1 5	1	1
	MC 10	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1 ₅	1	1
RLCA RLA RRCA RRA	MC 1	$T_1T_2T_3$	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RLC g RL g	MC ₁	$T_1T_2T_3$	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RRC g RR g SLA g	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
SRA g SRL g	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
RLC (HL) RL (HL)	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RRC (HL) RR (HL) SLA (HL)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
SRA (HL)	МСз	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
SRL (HL)	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

Note: 5 The upper and lower data show the state of LIR when LIRE = 1 and LIRE = 0 respectively.

	Machine		A 44	Data	RD	WR	MĒ	IOE	LIR	HALT	ST
struction	Cycle	States	Address		0	1	0	1	0	1	0
LC (IX + d)	MC ₁	T1T2T3	1st opcode Address	1st opcode	U	•	Ū	•			
ILC (IY + d)					0	1	0	1	0	1	1
RL (IX + d)	MC 2	T1T2T3	2nd opcode	2nd opcode	J	•	Ŭ	,			
RC (IX + d)			Address			1	0	1	1	1	1
RRC (IX + d)	MC ₃	T1T2T3	1st operand	d	0	ļ	U	Ţ	•	•	
R (IX + d)			Address					1	0	1	1
RR (IY + d)	MC ₄	$T_1T_2T_3$	3rd opcode	3rd	0	1	0	,	U	'	•
SLA (IX + d)			Address	opcode							
SLA (IY + d)	MC ₅	T1T2T3	IX+d	Data	0	1	0	1	1	1	1
SRA (IX + d)			IY+d								
SRA (IY + d)	MC ₆	Ti	•	Z	1	1	1	1	1	1	_1
SRL (IX + d)		T ₁ T ₂ T ₃	IX+d	Data	1	0	0	1	1	1	1
SRL (IY + d)	MC ₇	111213	IY+d					_			
			1st opcode	1st	0	1	0	1	0	1	0
RLD	MC ₁	T1T2T3	Address	opcode	•						
RRD				2nd	_	1	0	1	0	1	1
	MC₂	T ₁ T ₂ T ₃	2nd opcode	opcode	v	•					
			Address		0		0	1	1	1	1
	MC ₃	T 1 T 2 T 3	HL	Data				<u> </u>	<u>;</u>	1	1
	MC ₄ -	TITITITI	•	Z	1	1	1	•		•	•
	MC ₇										1
	MC ₈	T1T2T3	HL	Data	1	0	0	1	1	1	
RST v	MC ₁	T1T2T3	1st opcode	1st	0	1	0	1	0	1	0
NO I V			Address	opcode							
	MC ₂ -	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₃	****									
		T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₄			PCL	1	0	0	1	1	1	1
	MC ₅	T1T2T3	SP-2				-	1	0	1	0
SCF	MC ₁	T1T2T3	1st opcode	1st	0	1	U	'	Ū	•	·
			Address	opcode						1	0
SET b,g	MC ₁	T1T2T3	1st opcode	1st	0	1	0	1	0	ı	U
RES b,g			Address	opcode							
			2nd opcode	2nd				_			4
	MC ₂	$T_1T_2T_3$	Address	opcode	0	1	0	1	0	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	11	1
OFF 1 ""	MC ₁	T ₁ T ₂ T ₃	1st opcode	1st	0	1	0	1	0	1	0
SET b, (HL)	IVIC 1	111213	Address	opcode							
RES b, (HL)			2nd opcode	2nd	0	1	0	1	0	1	1
	MC ₂	T 1T2T3	Address	opcode	-						
				Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL			1	1	1	1	1	1
	MC ₄	Ti	•	Z	1						1
	MC ₅	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	

	Machi	in e									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
SET b, (IX+d) SET b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RES b, (IX+d) RES b, (IY+d)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC ₆	Ti	•	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d	Data	1	0	0	1	1	1	1
SLP**	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC₂	Τ1Τ2Τ3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
		_	FFFFFH	Z	1	1	1	1	1	0	1
TSTIO m**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃ Address	2nd opcode opcode	2nd	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	C to A ₀ —A ₇ OOH to A ₈ —A ₁₅	Data	0	1	1	0	1	1	1
TST g**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
TST m**	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
ST (HL)**	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
	MC₄	$T_1T_2T_3$	HL	Data	0	1	0	1	1		1

INTERRUPT

	Machine	States	Address	Data	RD	WR	ME	IOÉ	LIR	HALT	
nstruction IMI	Cycle MC ₁	T ₁ T ₂ T ₃	Next opcode Address (PC)	Z	0	1	0	1	0	1	0
	MC ₂ -	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₃		SP-1	PCH	1	0	0	1	1	1	1
	MC₄	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
NT ₀ Mode 0	MC ₅	T ₁ T ₂ T ₃ T ₁ T ₂ T _W	Next opcode	1st	1	1	1	0	0	1	0
(RST Inserted)		T _W T ₃	Address (PC)	opcode					1	1	1
	MC ₂ -	TiTi	•	Z	1	1	1	1	1		
	MC₃		SP-1	PCH	1	0	0	1	1	1	1_
	MC ₄	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	Next opcode	1st	1	1	1	0	0	1	0
INT ₀ Mode 0 (CALL	IVIC 1	T _W T ₃	Address (PC)	opcode							
Inserted)	MC ₂	T ₁ T ₂ T ₃	PC	n	0	1	0	1	1	1	1
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	MC ₃	T ₁ T ₂ T ₃	PC+1	m	0	1	0	11	1		
	MC ₄	Ti	•	Z	1	1	1	1	1		1
	MC ₅	T ₁ T ₂ T ₃	SP-1	PC+ 2(H)	1	0	0	1	1	1	1
	МСв	T ₁ T ₂ T ₃	SP-2	PC+ 2(L)	1	0	0	1	1	1	1
ÎNT ₀ Mode 1	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Z	1	1	1	0	0	1	
	MC ₂	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₃	T1T2T3	SP-2	PCL	1	0	0	1	1	1	
INT ₀ Mode 2	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Vector	1	1	1	0	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1_	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T 1T2T3	l, Vector	Data	0	1	0	1	1	1	1
	MC ₆	T1T2T3	I, Vector+1	Data	0	1	0	1	1	1	1
INT 1	MC ₁	T₁T₂T _W T _W T₃	Next opcode Address (PC)	Z	1	1	1	1	1	1	0
INT ₂ Internal	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
Interrupts	MC ₃	T1T2T3	SP-1	PCH	1	0	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅		l, Vector	Data	0	1	0	1	1		1
	MC ₆		I, Vector+1	Data	0	1	0	1	1	1	1

■ OPERATING MODES

Request Acceptance in Each Operating Mode

Table 25 Request Acceptance

Receiest		Normal Operation (CPU mode)	Woit State	Daferon Contract	Interrupt Acknowledge		Bus Release	;	System Stop
WAIT		Accepted	Accepted	Not accepted	Accepted	DIMA Cycle	Mode	Sleep mode	Mode
		nordona.	nandana	ואחר מברפלונפת	Accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh Request (Request of Refresh by the on Refresh Controller)	Refresh Request (Request of Refresh by the on-chip Refresh Controller)	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Not accepted
DREQ. DREQ.		DMA cycle begins at the end of MC	DMA cycle begins at the end of MC	Accepted If refresh cycle precedes: DMA cycle begins at the end of one MC	Accepted DMA cycle begins at the end of MC	Accepted Refer to Section 10 "DMA Controller" for details.	Accepted ., After bus frelease cycle, DMA cycle begins at the end of one MC	Not accepted	Not accepted
BUSREQ	37.4	Bus is released at the end of MC	Not accepted	Not accepted	Bus is released at the end of MC	Bus is released at the end of MC	Continue bus release mode.	Accepted	Accepted
Interrupt	INT ₂ INT ₁ ,	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation.	Accepted Return from system stop mode to normal operation.
	Internal I/O Interrupt	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation.	Not accepted
	NMI Accepte	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted interrupt acknowledge cycle precedes. NIMI is accepted after executing the next instruction.	Accepted DMA cycle stops.	Not accepted	Accepted Return from sleep mode to normal operation.	Acceptable Return from system stop mode to normal operation.

otes *: not acceptable when DMA Request is in level sense. MC: Machine Cycle

Request Priority

The HD643180X/HD647180X has the following three types of requests.

Type 1: To be accepted in specified state WAIT

Type 3: To be accepted in each instruction Interrupt Req.

Type 1, type 2, and type 3 request priority is as follows:

Highest priority Type 1 > Type 2 > Type 3 Lowest priority

Type 2 request priority is as follows:

Highest priority Bus Req. > Refresh Req. > DMA Req. Lowest priority

Note: If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted.

Refer to "Section 8, Interrupts" for type 3 request priority.

Type 4: To be accepted in last machine cycle

Highest priority Bus Req. from Bus masters > Interrupt Req.

Operation Mode Transition




Figure 19. Operation Mode Transitions

(C) HITACHI

Notes:

Sleep

- Normal: CPU executes instructions normally in normal mode. 1.
- DMA request: DMA is requested in the following cases.
 - (1) $\overline{DREQ_0}$, $\overline{DREQ_1} = 0$ (memory to/from (memory-mapped) I/O DMA transfer)
 - (2) DEO = 1 (memory to/from memory DMA transfer)
- DMA end: DMA ends in the following cases.
 - (1) $\overline{DREQ_0}$, $\overline{DREQ_1} = 1$ (memory to/from (memory-mapped) I/O DMA transfer)
 - (2) BCRO, BCR1 = 0000H (all DMA transfers)
 - (3) $\overline{\text{NMI}} = 0$ (all DMA transfers)

The following operation mode transitions are also possible.

DMA Halt Refresh Bus Release DMA I/O Stop Refresh Bus Release **Bus Release**

Bus Release System Stop

Status Signals

Table 26. shows pin outputs in each operating mode.

Table 26 Pin Outputs

Mode		LIR	ME	IOE	RD	WR	REF	HALT	BUSACK	ST	Address Bus	Data Bus
CPU operation	Opcode Fetch (1st opcode)	0	0	1	0	1	1	1	1	0	Α	In
	Opcode Fetch (except 1st opcode)	0	0	1	0	1	1	1	1	1	Α	In
	Memory Read	1	0	1	0	1	1	1	1	1	A	
	Memory Write	1	0	1	1	0	1	1	1	1	Α	Out
	I/O Read	1	1	0	0	1	1	1	1	1	A	ln
	I/O Write	1	1	0	1	0	1	1	1	1	Α	Out
	Internal Operation	1	1	1	1	1	1	1	1	1	Α	In
Refresh		1	0	1	1	1	0	1	1	*	A	
Interrupt	NMI	0	0	1	0	1	1	1	1	0	Α	ln
Acknow- ledge Cycle	INTo	0	1	0	1	1	1	1	1	0	Α	ĺn
(1st machine cycle)	INT1, INT2 & Internal Interrupts	1	1	1	1	1	1	1	1	0	Α	In
Bus Release		1	Z	Z	Z	Z	1	1	0	*	Z	ln
Halt		0	0	1	0	1	1	0	1	0	Α	ln .
Sleep		1	1	1	1	1	1	0	1	1	1	In
Internal	Memory Read	1	0	1	0	1	1	*	1	0	A	IN
DMA	Memory Write	1	0	1	1	0	1	*	1	0	Α	Out
	I/O Read	1	1	0	0	1	1	*	1	0	A	In
	I/O Write	1	1	0	1	0	1	*	1	0	Α	Out
Reset	-	1	1	1	1	1	1	1	1	1	Z	

Note 1: High


0 : Low

A : Programmable Z : High Impedance

In : Input
Out : Output
* : Invalid


■ INTERNAL I/O REGISTERS


By programming IOA7 in the I/O control register, internal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.



(continued)


(1) HITACHI





Register	Mnemonic	Add	ress	Remarks
Timer Data Register C	hannel 1L (TMDR1L)	1	4	
Timer Data Register C	hannel 1H (TMDR1H)	1	5	
Timer Reload Register	Channel 1L (RLDR1L)	1	6	
Timer Reload Register	Channel 1H (RLDR1H)	1	7	
Free Running Counter	(FRC)	1	8	Read only
DMA Source Address Channel OL	Register (SAROL)	2	0	
DMA Source Address Channel OH	Register (SAROH)	2	1	
DMA Source Address Channel 0B	Register	2	2	Bits 0-3 are used for SAROB.
One mer of	(SAROB)			A19 , A18
DMA Destination Addre Channel OL	ess Register	2	3	X X 1 0 RDR1 (ASCI1) X X 1 1 Not Used
	(DAROL)			
DMA Destination Addre Channel OH	ess Register (DAROH)	2	4	
DMA Destination Addre Channel OB	ess Register	2	5	Bits 0-3 are used for DAROB. A19 , A18, A17, A16 DMA Transfer Request
	(DAROB)			X X 0 0 DREQ (external) X X 0 1 TDRO (ASCIO)
DMA Byte Count Regis OL	ter Channel (BCROL)	2	6	X X 1 0 TDR1 (ASCI1) X X 1 1 Not Used
DMA Byte Count Regis	ter Channel (BCROH)	2	7	
DMA Memory Address Channel 1L	İ	2	8	
	(MAR1L)			
DMA Memory Address Channel 1H	1	2	9	
DMA Memory Address	(MAR1H) Register	2	A ,	Bits 0-3 are used for MAR1B.
Channel 1B	(MAR1B)			
DMA I/O Address Regis	ster Channel	2	В	
	(IAR1L)			
DMA I/O Address Regis	ster Channel	2	С	
	(IAR1H)			

Register	Mnemonic	Add	ress				Rem	narks							
DMA Byte Count Reg	ster Channel	2	E												
1L	(BCR1L)		ļ												
DMA Byte Count Reg	ister Channel	2	F												
1H	(BCR1H)														
DMA Status Register	(5.07.7)	3	0	bit	DE1	DEO	DWE1	DWEO	DIE1	DIEO		DME			
	(DSTAT)		ļ	During reset	0	0	1	1	0	0	1	0			
				R/W	R/W	R/W	w	w	R/W	R/W		R			
DMA Mode Register		3	1	LDMA Master Enable DMA Interrupt Enable 1,0 DMA Enable Bit Write Enable 1,0 DMA Enable ch 1,0											
DIMIN MIDDE Hedister	(DMODE)		, I	bit	-	_	DM1	DMO	SM1	SMO	MMOD	-			
				During reset	1	1	0	0	0	0	0	1			
				R/W			R/W	R/W	R/W	R/W	R/W				
												Memory Mode Select e			
				0 1 1 0 1 1 1	M M M I/O	Addres DARO DARO DARO DARO	+ 1 - 1 fixed	Mod	1 M	ce Ad	ARO+1 ARO-1 ARO fixed ARO fixed	1			
				0 0 0 1 1 0 1 1 1 1 MMOD	M M M	DARO DARO DARO DARO	+ 1 - 1 fixed	Mod SM1, 9 0 0	e 1, 0 O Sour O M 1 M 0 M	ce Ad	ARO+ 1 ARO- 1 ARO fixe	i i			



Register	Mnemonic	Add	ess	Remarks										
MMU Common Base		3	8	bit	CB7	CB6	CB5	CB4	СВ3	CB2	CB1	СВО		
	(CBR)			During reset	0	0	0	0	0	0	0	0		
	ļ			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
				MMU Common Base Register										
MMU Bank Base Register (BBR)		3	9	bit	887	BB6	BB5	вв4	ввз	BB2	BB1	вво		
			ļ	During reset	0	0	0	0	0	0	0	0		
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
				· · · · · · · · · · · · · · · · · · ·					N	/MU Ba	nk Base	Regist		
MMU Common/Ban		3	A	bit	CA3	CA2	CA1	CAO	ваз	BA2	BA1	BAO		
	(CBAR)			During reset	1	1	1	1	0	0	0	0		
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
								IU Comr a Regist			Area	Regist		
Operation Mode Control Register (OMCR)		3	E	bit	LIRE	LIRTE	ĪOC	_		_	-	_		
			During reset	1	1	1	1	1	1	1	1			
			R/W	R/W	W	R:W								
					L	LIR Enat	LIR Ten	nporary	Enable					
/O Control Register														
I/O Control Register	(ICB)	3	F	bit	IOA7	Γ_	IOSTP			_				
I/O Control Register	(ICR)	3	F	bit During reset	10A7 0	<u> </u>	IOSTP 0	_ 1	<u> </u>	1	<u> </u>	_ 		
I/O Control Register	(ICR)	3	F	bit During reset R/W	└ ──	ļ — —			1			1		
I/O Control Register	(ICR)	3		During reset	O R/W	1 - I/O Ac	0 R/W	1 O Stop		1	1			
	ng Counter L	3	F 0	During reset	O R/W	1 - I/O Ac	0 R/W	1 Stop	T2FRCL3	T2FACL2	1 T2FRCL1	T2FRCL		
				During reset R/W	O R/W	1	O R/W I/C Idress	1 Stop	T2FRCL3	1 T2FRCL2 O	T2FRCL1	T2FRCL		
	ng Counter L			During reset R/W bit	O R/W	1 I/O Ac	O R/W I/O	1 Stop	T2FRCL3	T2FACL2	1 T2FRCL1	T2FRCL		
Timer 2 Free-Runnir	ng Counter L (T2FRCL) ng Counter H	4		During reset R/W bit During reset	O R/W	1	O R/W I/C Idress	1 Stop	T2FRCL3	1 T2FRCL2 O	1 T2FRCL1 O R/W	T2FRCL		
Timer 2 Free-Runnir	ig Counter L (T2FRCL)	4	0	During reset R/W bit During reset R/W	O R/W T2FRCL7 O R/W	1 I/O Ac	0 R/W I/O Idress	1 Stop T2FRCL4 O R/W	T2FRCL3 O R/W T2FRCH3 O	1 T2FRCL2 O R/W T2FRCH2 O	1 T2FRCL1 O R/W T2FRCH1 O	T2FRCL O R/W T2FRCL O		
Timer 2 Free-Runnir	ng Counter L (T2FRCL) ng Counter H	4	0	During reset R/W bit During reset R/W bit	0 R/W 12FRCL7 0 R/W	1 1 1/O Ac 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2	0 R/W I/Cldress T2FRCL5 0 R/W	1 T2FRCL4 O R/W	T2FRCL3 O R/W	1 T2FRCL2 O R/W	1 T2FRCL1 O R/W	T2FRCL O R/W T2FRCL O		
Timer 2 Free-Runnir Timer 2 Free-Runnir	ng Counter L (T2FRCL) ng Counter H (T2FRCH)	4	0	During reset R/W bit During reset R/W bit During reset	T2FRCL7 O R/W T2FRCH7 O R/W	1 I/O Ac T2FRCL6 O R/W T2FRCH6 O R/W	O R/W L/C Idress T2FRCL5 O R/W T2FRCH6 O R/W	1 T2FRCL4 O R/W T2FRCH4 O R/W	T2FRCL3 O R/W T2FRCH3 O R/W	T2FRCL2 O R/W T2FRCH2 O R/W	T2FRCL1 O R/W T2FRCH1 O R/W	T2FRCL		
Timer 2 Free-Runnir Timer 2 Free-Runnir	ng Counter L (T2FRCL) ng Counter H (T2FRCH)	4	0	bit During reset R/W bit During reset R/W bit During reset R/W	T2FRCL7 O R/W T2FRCH7 O R/W	1 I/O Ac T2FRCL6 O R/W T2FRCH6 O R/W	O R/W L/C Idress T2FRCL5 O R/W T2FRCH6 O R/W	1 T2FRCL4 O R/W T2FRCH4 O R/W	T2FRCL3 O R/W T2FRCH3 O R/W T2OCR1L3	1 T2FRCL2 O R/W T2FRCH2 O R/W	T2FRCL1 O R/W T2FRCH1 O R/W	T2FRCL O R/W T2FRCH O R/W T2OCR1 1		
Timer 2 Free-Runnir Timer 2 Free-Runnir	ng Counter L (T2FRCL) ng Counter H (T2FRCH)	4	0	bit During reset R/W bit During reset R/W bit During reset R/W	72FRCL7 0 R/W 72FRCH7 0 R/W	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 R/W I/C I/C I/C I/C I/C I/C I/C I/C I/C I/C	1 T2FRCL4 O R/W T2FRCH4 O R/W	T2FRCL3 O R/W T2FRCH3 O R/W	T2FRCL2 O R/W T2FRCH2 O R/W	T2FRCL1 O R/W T2FRCH1 O R/W	T2FRCL		
Timer 2 Free-Runnir	ng Counter L (T2FRCL) ng Counter H (T2FRCH) mpare Register 1L (T2OCR1L)	4	0	bit During reset R/W bit During reset R/W bit During reset R/W bit During reset	72FRCL7 0 R/W 72FRCH7 0 R/W 72OCR1L7 1 R/W	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 R/W I2FRCL5 0 R/W T2FRCH5 1 R/W	1 T2FRCL4 O R/W T2FRCH4 O R/W T2OCR1L4 1 R/W	T2FRCL3 O R/W T2FRCH3 O R/W T2OCR1L3	1 T2FRCL2 O R/W T2FRCH2 O R/W	1 T2FRCL1 O R/W T2FRCH1 O R/W T2OCR1L1 1 R/W	12FRCL 0 R/W 12FRCL 0 R/W 12FRCL 1 R/W		
	ng Counter L (T2FRCL) ng Counter H (T2FRCH) mpare Register 1L (T2OCR1L)	4	0 1 2	bit During reset R/W bit During reset R/W bit During reset R/W bit During reset	72FRCL7 0 R/W 72FRCH7 0 R/W 72OCR1L7 1 R/W	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 R/W I2FRCL5 0 R/W T2FRCH5 1 R/W	1 T2FRCL4 O R/W T2FRCH4 O R/W T2OCR1L4 1 R/W	T2FRCL3 O R/W T2FRCH3 O R/W T2OCR1L3	1 T2FRCL2 O R/W T2FRCH2 O R/W T2OCR1L2 1 R/W	1 T2FRCL1 O R/W T2FRCH1 O R/W T2OCR1L1 1 R/W	12FRCL 0 R/W 12FRCL 0 R/W 12FRCL 1 R/W		

(1) HITACHI

Register	Mnemonic	Add	ress			_	Rem	narks				"'
Timer 2 Output Con		4	4	bit	T20CR2L7	T20CR2L6	T20CR2L5	T20CR2L4	T2OCR2L3	T20CR2L2	T20082L1	T20CR2L0
(T2OCR2L)				During reset	1	1	1	1	1	1	1	1
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Timer 2 Output Compare Register 2H (T2OCR2H)		4	5	bit	T20CR2H7	T200R2H6	T200R2H5	T20CR2H4	T20CR2H3	T200R2H2	T200R2H1	T2OCR2H0
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			During reset	1	1	1	1	1	1	1	1
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Timer 2 Input Captu	re Register L (T2ICRL)	4	6	bit	T2ICRL7	T2ICRL6	T2ICRL5	T2ICRL4	T2ICRL3	T2ICRL2	T2ICRL1	T2ICRL0
	(12ICILD			During reset	0	0	0	0	0	0	0	0
				R/W	R	R	R	R	R	R	R	R
Timer 2 Input Captu	•	4	7	bit	T2ICRH7	T2ICRH6	T2ICRH5	T2ICRH4	T2ICRH3	T2ICRH2	T2ICRH1	T2ICRH0
(T2ICRH)	(12ICRH)			During reset	0	0	0	0	0	0	0	0
				R/W	R	R	R	R	R	R	R	R
Timer 2 Control/stat	us Register 1	4	8	bit	ICF	OCF1	TOF	EIÇI	EOCI1	FTOL	IFDC	01.71.4
	(T2CSR1)			During reset	0	000	0	O	0	ETOI 0	IEDG O	OLVL1
				R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
Timer 2 Control/stat	us Register 2	4	9									
Time 2 Control state	(T2CSR2)	-	3	bit	ICF	OCF1	QCF2	_	EOCI2	OLVL2	-	-
				During reset		0	0	1	0	0	0	0
				R/W	R	R	R		R/W	R/W	R/W	R/W
Comparator Control/	status Register (CCSR)	5	0	bit	RBIT	_	AIN2	AIN1	AINO	REF2	REF1	REFO
	(00011)			During reset	Note	1	1	0	1	1	0	0
				R/W	R		R/W	R/W	R/W	R/W	R/W	R/W
					Note:	Undefi	ned until	the first	compa	rison res	ult is sto	ored
RAM Control Registe	er (RMCR)	5	1	bit	RMCR7	RMCR6	RMCR5	RMCR4	-	-	_	
	(HINICH)			During reset	0	0	0	0	1	1	1	1
				R/W	R/W	R/W	R/W	R/W				

Pagintor	Mnemonic	Address				Rema	arks				
Register Port A Disable Regist	1	5 3			F	0465	DVC5	TXSE	CKA1E	RXA1E	TXA1E
POR A Disable negist	(DERA)	0 0	bit		DREQ1E	CKSE	RXSE	0	0	0	0
			During reset	0	0	O R/W	R/W	B/W	R/W	R/W	R/W
			R/W	R/W	R/W	H/W	H/VV	n/vv		11/ 44	
Port A Input Data Register		6 0	bit	IDRA7	T IDRA6	IDRA5	IDRA4	IDRA3	IDRA2	IDRA1	IDRAO
, 011, 71, 11, 121	(IDRA))		IDNA/	IDRAG	101123	(Note				
			During reset R/W	R	R	R	R	R	R	R	R
j			n/ vv		<u> </u>		1			L	
Port A Output Data	Port A Output Data Register (ODRA)		bit	ODRA7	ODRA6	ODRA5	ODRA4	ODRA3	ODRA2	ODRA1	ODRAO
			During reset		L., .—		(Not	e 2)			
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
					L						
Port B Input Data Re	gister	6 1	bit	IDRB7	IDRB6	IDRB5	IDRB4	IDRB3	IDRB2	IDRB1	IDRBO
	(IDRB)		During reset	151157	1.555		(Not	e 1)	L	<u></u>	
			R/W	R	R	R	R	R	R	R	R
			1000	L.,,		L			<u> </u>	J	
Port B Output Data		6 1	bit	ODRB7	ODRB6	ODRB5	ODRB4	ODRB3	ODRB2	ODRB1	ODRBO
	(ODRB)		During reset			.	(Not	te 2)			
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				L							,
Port C Input Data Re	egister (IDRC)	6 2	bit	IDRC7	IDRC6	IDRC5	IDRC4	IDRC3	IDRC2	IDRC1	IDRCO
	(IDRC)	C)	During reset				(No	te 1)			
			R/W	R	R	R	R	R	R	R	R
Port C Output Data	Register (ODRC)	6 2	bit	ODRC	ODRCE	ODRC5		ODRC3	ODRC	ODRC1	ODRCO
	(00:10)		During reset			·		te 2)	T =	T = 244	T-004
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W_
D . D D-40 B	- mintar	6 3				Т	Lunna	IDRD3	IDRD2	IDRD1	IDRDO
Port D Input Data R	(IDRD)	"	bit	IDRD7	IDRD6	IDRD5	IDRD4	te 1)	IDRUZ	IDNO	TIONDO
			During reset	<u> </u>	T =	T 5	, _	R	T R	I R	R
			R/W	R	R	R	R_	<u>n</u>	<u> </u>		1
Port D Output Data	Register	6 3	bit	ODRD	7 ODBD	ODRDS	ODRD4	ODRD3	ODRD	2 ODRD1	ODRDO
, on B outper said	(ODRD)		1	ODRO	7 001101	7001100		te 2)		Т.—	
			During reset	W	Tw	Tw	Tw	Tw	Τw	W	Tw
			n/ vv						<u> </u>	L	1
Port E Input Data R		6 4	bit	IDRE	7 IDRE6	IDRE5	IDRE4	IDRE3	IDRE2	IDRE1	IDREO
	(IDRE)		During reset			_	(No	ote 1)			
			R/W	R	R	R	R	R	R	R	R
				Ш.			J				
Port E Output Data	Register	6 4	bit	ODRE	7 ODRE	ODRE5			ODRE	2 ODRE1	ODREO
	(ODRE)		During reset				(No	ote 2)			
			R/W	R/V	/ R/W	/ R/W	R/W	W	W	W	l w
								- ₁		- T	10000
Port F Input Data F	Register (IDRF)	6 5	bit	IDRF	7 IDRF	DRF5			IDRF:	2 IDRF1	IDRF0
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		During reset					ote 1)	-		T -
			R/W	R	R	R	R	R	R	R	R
Book E Codenia Deser	Pegister	6 5	bit	ODRI	7 ODRF	6 ODRF	5 ODRF	4 ODRF	3 ODRF	2 ODRF	1 ODRFO
Port F Output Data	(ODRF)	1	During reset	<u> </u>	1			ote 2)	-		
			R/W	R/V	V R/V	/ R/W			/ R/V	V R/W	/ R/W
			10.00							-	

Note: 1. Fetches terminal status.

2. Undefined until data is written.

(b) HITACHI

Register	Mnemonic	Address	Remarks								
Port G Input Data Register (IDRG)		6 6	bit	<u> </u>	Τ	IDRG5	IDRG4	IDRG3	IDRG2	IDRG1	IDRG0
			During reset	During reset 1 1 (Note 1)							
			R/W			R	R	R	R	R	R
				Note	1. Fetcl	hes term	inal stat	u\$!.		
Port A Data Direction	Register (DDRA)	7 0	bit	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRAO
(55)	(55,00)		During reset	0	0	0	0	0	0	0	0
			R/W	W	w	w	W	w	w	w	w
Port B Data Direction	Register	7 1				·	,			,	
(DDRB)			bit	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDR81	DDRBO
			During reset	0	0	0	0	0	0	0	0
			R/W	W	l w	W	W	W		W	W
Port C Data Direction	Register	7 2	1.2		1	1		7	,	,	, ,
	(DDRC)	RC)	bit	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRCO
			During reset	0	0	0	0	0	0	0	0
			R/W	w	W	W	W	W	W	w	[w]
Port D Data Direction		7 3	bit	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRDO
	(DDRD)		During reset	0	0	0	0	0	0	0	0
			R/W	W	w	w	w	w	w	w	l $\overline{\mathbb{W}}$
				·	L	l			L		
Port E Data Direction	Register (DDRE)	7 4	bit	DDRE7	DDRE6	DDRE5	DDRE4	DDRE3	DDRE2	DDRE1	DDREO
	(DOTIE)		During reset	0	0	0	0	0	0	0	0
			R/W	W	w	W	W	w	W	w	w
Port F Data Direction	Register	7 5									
	(DDRF)		bit	DDRF7	DDRF6	DDRF5	DDRF4	DDRF3	DDRF2	DDRF1	DDRFO
			During reset	0	0	0	0	0	0	0	0
	_		R/W	W	W	W	W	W	V	W	W