

FIG. 3 — Redundant Interlock Matrix and Dual Relays

