CPU and von Neumann Architecture

| | Α | CPU structure | | | | | В | 3 | Key vocab | | | |
|---------------------------|--|------------------------|------------|------------------|---|---|--------------------------|--|--|---|--|--|
| Control Unit | | | CU | | Communicates with the ALU, immediate access store and main memory to perform | | | Systems Architecture | | The way the components of a computer are arranged. | | |
| | | | | the funct | | tions of the CPU. | von | von Neumann | | System architecture where the data | | |
| Immediate access store | | | | | A collection of registers with specific roles in the CPU | | arcl | architecture | | is stored in the same place as the instructions | | |
| 1 | Accumu | lator | | | Stores data to be operated on, or the result of any operation carried out by the ALU | | | Fetch-Decode- Execute cycle | | The cycle followed by the von Neumann architecture | | |
| 2 | | ent Instruction | | Store | Stores the instruction to be used next | | C | | | CPU hardware | | |
| 3 | Memori Register | y Address | MAF | | Stores the address to be used next (all stages) | | | • | betwe | A connector which transfers data between components. Three types are data, address and control Fast, expensive memory which is loaded from RAM and called by the CPU A circuit which produces a square wave, which is the maximum frequency a CPU | | |
| 4 | | y Data (or Register | MDF MBF | 000.0 | Stores data which has been retrieved from or is about to be sent to RAM | | | he | Fast, | | | |
| 5 | | n Counter | PC | (Fetc | Stores the next address in the program (Fetch stage) | | | ck erate | A circ | | | |
| Arithmetic and Logic Unit | | | ALU | | Takes two operands from the Accumulator and an operator from the CIR and returns a single result to the Accumulator | | | | | perform instructions | | |
| | | | | | | | | е | A processing unit which can run simultaneously with others. It will have | | | |
| | Central Processing Un | | | D | | CPU vocab | | | | vn L1 and L2 cache, but share L3 | | |
| | Control Unit Arithme Logic Ur | | | Boot | | Set of instructions required to make the computer start refrequency which the CPU runs at, and the number of instructions which in be processed per second (Hz) | | | | e and RAM | | |
| | | | | Proces | _ | | S | Single-core Only one core Dual-core Two cores Quad-core Four cores Multi-core More than one core Register A section of high speed memory | | Only one core | | |
| Immediate Access Stor | | | re | Clock | | | D | | | Two cores | | |
| - 11 | Accumulator CIR MDR MAR PC | | | speed | | | 11 | | | | | |
| 11 | | | | Overcl | | Run the CPU at a higher clock speed | - | | | | | |
| | |) | | than its default | | Reg | ion of high speed memory | | | | | |