




4-BIT ARITHMETIC LOGIC UNIT

- FULL LOOK-AHEAD CARRY FOR SPEED OPERATIONS ON LONG WORDS
- GENERATES 16 LOGIC FUNCTIONS OF TWO BOOLEAN VARIABLES
- GENERATES 16 ARITHMETIC FUNCTIONS OF TWO 4-BIT BINARY WORDS
- A = B COMPARATOR OUTPUT AVAILABLE
- RIPPLE-CARRY INPUT AND OUTPUT AVAILABLE
- TYPICAL ADDITION TIME 200ns AT V_{DD} = 10V
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIF. UP TO 20V
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
- I_I = 100nA (MAX) AT V_{DD} = 18V T_A = 25°C ■ 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

HCF40181B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in SOP packages.

HCF40181B is a low-power 4-bit parallel arithmetic logic unit (ALU) capable of providing 16 binary arithmetic operations on two 4-bit words




ORDER CODES

PACKAGE	TUBE	T & R
SOP	HCF40181BM1	HCF40181M013TR

and 16 logical functions of two Boolean variables. The mode control input M selects logical (M = High) or arithmetic (M = Low) operations. The four select inputs (S0, S1, S2, and S3) select the desired logical or arithmetic functions, which include AND, OR, NAND, NOR, and exclusive-OR and NOR in the logical mode, and addition, subtraction, decrement, left-shift and straight transfer in the arithmetic mode, according to the truth table. HCF40181B operations may be interpreted with either active-low or active-high data at the A and B word inputs and the function outputs F, by using the appropriate truth table. HCF40181B contains logic for full look-ahead carry operations for fast carry generations using the carry-generate and carry propagate outputs \overline{G}

PIN CONNECTION




September 2002 1/10

and \overline{P} for the four bits of HCF40181B. Use of the HCF40182B look-ahead carry generator in conjunction with multiple HCF40181Bs permits high-speed arithmetic operations on long words. A ripple carry output C_{n+4} is available for use in systems where speed is not of primary importance. Also included in HCF40181B is a comparator output A = B, which assumes a high level whenever the two four-bit input words A and

B are equal and the device is in subtract mode. In addition, relative magnitude information may be derived from the carry-in input C_n and ripple carry-out output C_{n+4} by placing the unit in the subtract mode and externally decoding using the information in table II. HCF40181B is similar to industry types MC14581 and 74181.


INPUT EQUIVALENT CIRCUIT




PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 22, 20, 18	B0 to B3	Word B
2, 23, 21, 19	A0 to A3	Word A
6, 5, 4, 3	S0 to S3	Function Select Inputs
9, 10, 11, 13	F0 to F3	Output Function
7	Cn	Carry Input
8	М	Mode Control
14	A = B	Compare Output
15	P	Look Ahead Carry Outputs
16	Cn+4	Ripple Carry Output
17	G	Look Ahead Carry Outputs
12	V_{SS}	Negative Supply Voltage
24	V_{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM



LOGIC DIAGRAM (ACTIVE-LOW DATA)



TRUTH TABLE 1

F	UNC		I	INPUTS/OUTPU	JTS ACTIVE LOW	INPUTS/OUTPUTS ACTIVE HIG	
-	C4	CO	-	Logic Function	Arithmetic* Function	Logic Function	Arithmetic* Function
S3	S1	S2	S0	(M = H)	(M = L, Cn = L)	(M = H)	$(M = L, \overline{C}n = H)$
L	L	L	L	Ā	A minus 1	Ā	A
L	L	L	Н	AB	AB minus 1	A + B	A + B
L	L	Н	L	A + B	AB minus 1	ĀB	A + B
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1
L	Н	L	L	A + B	A plus (A + B)	AB	A plus AB
L	Н	L	Н	В	AB plus (A + B)	В	(A + B) plus AB
L	Н	Н	L	A⊕B	A minus B minus 1	A ⊕ B	A minus B minus 1
L	Н	Н	Н	A + B	A + B	AB	AB minus 1
Н	L	L	L	ĀB	A plus (A + B)	A + B	A plus AB
Н	L	L	Η	$A \oplus B$	A plus B	A⊕B	A plus B
Н	L	Н	L	В	AB plus (A + B)	В	(A + B) plus AB
Н	L	Н	Н	A + B	A + B	AB	AB minus 1
Н	Н	L	L	Logic 0	A plus A	Logic 1	A plus A
Н	Н	L	Н	AB	AB plus A	A + B	(A + B) plus A
Н	Н	Н	L	AB	AB plus A	A + B	(A + B) plus A
Н	Н	Η	Η	А	A	А	A minus 1

^{• :} Expressed as two's complement. For arithmetic function with Cn in the opposite state, the resulting function is as show plus 1.

TRUTH TABLE 2: MAGNITUDE COMPARISON

	ACTIVE-HIGH DATA	1	ACTIVE-LOW DATA				
INPUT C _n	OUTPUT C _{n+4}	MAGNITUDE	INPUT C _n	OUTPUT C _{n+4}	MAGNITUDE		
Н	Н	$A \leq B$	L	L	$A \leq B$		
L	Н	A < B	Н	L	A < B		
Н	L	A > B	L	Н	A > B		
L	L	$A \ge B$	Н	Н	$A \ge B$		

TRUTH TABLE 3: AC TEST SETUP REFERENCE (ACTIVE-LOW DATA)

TECT DELAY TIMES	AC P	ATHS	DC DATA	MODE*	
TEST DELAY TIMES	INPUTS	OUTPUTS	TO V _{SS}	TO V _{DD}	
SUM _{IN} to SUM _{OUT}	B0	Any F	B1, B2, B3, M, C _n	All A's	ADD
SUM _{IN} to P	A0	P	A1, A2, A3, M, C _n	All B's	ADD
SUM _{IN} to G	B0	G	All A's, M, C _n	B1, B2, B3	ADD
SUM _{IN} to C _{n+4}	B0	C _{n + 4}	All A's, M, C _n	B1, B2, B3	ADD
C _n to SUM _{OUT}	C _n	Any F	All A's, M	All B's	ADD
C _n to C _{n+4}	C _n	C _{n + 4}	All Ā's, M	All B's	ADD
SUM _{IN} to A = B	B0	A = B	All A's, B1, B2, B3, M	C _n	SUBTRACT
SUM _{IN} to SUM _{OUT (logic mode)}	All B,s	Any F	All A's, C _n	М	EXCLUSIVE OR

[•] ADD Mode: S0, S3 = V_{DD} ; S1, S2 = V_{SS} . SUBTRACT Mode: S0, S3 = V_{SS} ; S1, S2 = V_{DD} .

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.5 to +22	V
V _I	DC Input Voltage	-0.5 to V _{DD} + 0.5	V
I _I	DC Input Current	± 10	mA
P _D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	3 to 20	V
V _I	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS


			Test Con	dition		Value							
Symbol Parameter		VI	Vo	v _o Io	l V _{DD}	T _A = 25°C		С	-40 to 85°C		-55 to 125°C		Unit
		(V)	(V)	(μ A)	(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
IL	Quiescent Current	0/5			5		0.04	5		150		150	
		0/10			10		0.04	10		300		300	
		0/15			15		0.04	20		600		600	μΑ
		0/20			20		0.08	100		3000		3000	
V _{OH}	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95		V
		0/15		<1	15	14.95			14.95		14.95		
V _{OL}	Low Level Output	5/0		<1	5		0.05			0.05		0.05	
	Voltage	10/0		<1	10		0.05			0.05		0.05	V
		15/0		<1	15		0.05			0.05		0.05	
V _{IH}	High Level Input		0.5/4.5	<1	5	3.5			3.5		3.5		
	Voltage		1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		
V _{IL}	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10			3		3		3	V
			13.5/1.5	<1	15			4		4		4	
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		
	Current	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		mA
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I _{OL}	Output Sink	0/5	0.4	<1	5	0.44	1		0.36		0.36		
	Current	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		mA
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
II	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μΑ
l _{OZ}	3-State Output Leakage Current	0/18	Any In	put	18		±10 ⁻⁴	±0.4		±12	_	±12	μΑ
C _I	Input Capacitance		Any In	put			5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} =5V, 2V min. with V_{DD} =10V, 2.5V min. with V_{DD} =15V

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25$ °C,	C_1	= 50pF, R	$= 200 \text{K}\Omega$	$t_r = t_1$: = 20 ns)
--	-------	-----------	------------------------	-------------	------------

0	_	Test Condition			Value (*)			
Symbol	Parameter	V _{DD} (V)		Min. Typ. M		Max.		
t _{PHL} t _{PLH}	Propagation Delay Time	5			400	800		
	A or B to F (logic mode)	10			160	320	ns	
	A or B to G or P	15			120	240		
	A or B to F,	5			500	1000		
	C_{n+4} , or $A = B$	10			200	400	ns	
		15			140	280		
	C _n to F	5			320	640		
		10			135	270	ns	
		15			100	200		
	C _n to C _{n+4}	5			200	400		
		10			100	200	ns	
		15			70	140		
t _{THL} t _{TLH}	Transition Time	5			100	200		
		10			50	100	ns	
		15			40	80		


TEST CIRCUIT



 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)


^(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C (1): If more than one unit is cascaded. tr should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

WAVEFORM: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)



SO-24 MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.012
С		0.5			0.020	
c1			45°	(typ.)		•
D	15.20		15.60	0.598		0.614
E	10.00		10.65	0.393		0.419
е		1.27			0.050	
e3		13.97			0.550	
F	7.40		7.60	0.291		0.300
L	0.50		1.27	0.020		0.050
S			8° (r	nax.)		•



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com