# 4-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR FOR OPEN-DRAIN AND PUSH-PULL APPLICATIONS


#### **FEATURES**

- No Direction-Control Signal Needed
- Max Data Rates
  - 24 Mbps (Push Pull)
  - 2 Mbps (Open Drain)
- Available in the Texas Instruments NanoFree<sup>™</sup> Package
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port (V<sub>CCA</sub> ≤ V<sub>CCB</sub>)
- No Power-Supply Sequencing Required V<sub>CCA</sub> or V<sub>CCB</sub> Can Be Ramped First
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - A Port
    - 2000-V Human-Body Model (A114-B)
    - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)
  - B Port
    - 15-kV Human-Body Model (A114-B)
    - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)

#### IEC 61000-4-2 ESD (B Port)

- ±8-kV Contact Discharge
- ±10-kV Air-Gap Discharge


# GXU/ZXU (BGA) PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS (GXU/ZXU Package)


	Α	В	С
4	A4	GND	B4
3	А3	OE	В3
2	A2	V <sub>CCA</sub>	B2
1	A1	V <sub>CCB</sub>	B1

#### D OR PW PACKAGE (TOP VIEW)



NC - No internal connection

#### RGY PACKAGE (TOP VIEW)



NC - No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.



#### YZT (WCSP) PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS (YZT Package)

	3	2	1
D	A4	GND	B4
С	А3	OE	В3
В	A2	V <sub>CCA</sub>	B2
Α	A1	V <sub>CCB</sub>	B1

#### **DESCRIPTION/ORDERING INFORMATION**

This 4-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 3.6 V.  $V_{CCA}$  must be less than or equal to  $V_{CCB}$ . The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 2.3 V to 5.5 V. This allows for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXS0104E is designed so that the OE input circuit is supplied by V<sub>CCA</sub>.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(</sup>	1)(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING(3)
	NanoFree — WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height)	Reel of 3000	TXS0104EYZTR	2N7
	UFBGA – GXU	Reel of 2500	TXS0104EGXUR	YF04E
10°C to 95°C	UFBGA – ZXU (Pb-free)	Reel of 2500	TXS0104EZXUR	TFU4E
	QFN – RGY	Reel of 1000	TXS0104ERGYR	YF04E
–40°C to 85°C	QFN - RGT	Reel of 1000	TXS0104ERGYRG4	17040
		Tube of 50	TXS0104ED	
	SOIC – D	Tube of 50	TXS0104EDG4	TXS0104E
	3010 - 0	Reel of 2500	TXS0104EDR	1X30104L
		Reel of 2300	TXS0104EDRG4	
	TSSOP – PW	Reel of 2000	TXS0104EPWR	YF04E
	1330F - FW	Reel of 2000	TXS0104EPWRG4	I FU4L

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(3)</sup> YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

#### PIN DESCRIPTION

PIN NO.	BAL	L NO.		
D, PW, OR RGY	GXU/ZXU	YZT	NAME	FUNCTION
1	B2	B2	V <sub>CCA</sub>	A-port supply voltage. 1.65 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub> .
2	A1	А3	A1	Input/output A1. Referenced to V <sub>CCA</sub> .
3	A2	В3	A2	Input/output A2. Referenced to V <sub>CCA</sub> .
4	A3	C3	A3	Input/output A3. Referenced to V <sub>CCA</sub> .
5	A4	D3	A4	Input/output A4. Referenced to V <sub>CCA</sub> .
6	_	-	NC	No connection. Not internally connected.
7	B4	D2	GND	Ground
8	В3	C2	OE	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\rm CCA}$ .
9	_	_	NC	No connection. Not internally connected.
10	C4	D1	B4	Input/output B4. Referenced to V <sub>CCB</sub> .
11	C3	C1	В3	Input/output B3. Referenced to V <sub>CCB</sub> .
12	C2	B1	B2	Input/output B2. Referenced to V <sub>CCB</sub> .
13	C1	A1	B1	Input/output B1. Referenced to V <sub>CCB</sub> .
14	B1	A2	V <sub>CCB</sub>	B-port supply voltage. 2.3 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V.

# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Complexed to a second		-0.5	4.6	V
$V_{CCB}$	Supply voltage range		-0.5	6.5	V
V	Input voltage range <sup>(2)</sup>	A port	-0.5	4.6	V
VI	input voitage range ·	B port	-0.5	6.5	V
Vo	Voltage range applied to any output	A port	-0.5	4.6	V
v <sub>O</sub>	in the high-impedance or power-off state <sup>(2)</sup>	B port	-0.5	6.5	V
V	Voltage range applied to any output in the high or low state (2)(3)	A port	-0.5	$V_{CCA} + 0.5$	V
Vo	voltage range applied to any output in the high or low state.	B port	-0.5	$V_{CCB} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each $V_{\text{CCA}}$ , $V_{\text{CCB}}$ , or GND			±100	mA
		D package <sup>(4)</sup>		86	
		PW package <sup>(4)</sup>		113	
$\theta_{JA}$	Package thermal impedance	RGY package <sup>(5)</sup>		47	°C/W
		GXU/ZXU package (4)		128	
		YZT package			
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2006–2008, Texas Instruments Incorporated

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of  $V_{CCA}$  and  $V_{CCB}$  are provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(5)</sup> The package thermal impedance is calculated in accordance with JESD 51-5.



# Recommended Operating Conditions (1)(2)

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
$V_{CCA}$	Supply voltage <sup>(3)</sup>				1.65	3.6	V
V <sub>CCB</sub>	Supply voltage (*)				2.3	5.5	V
		A-port I/Os	1.65 V to 1.95 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.2	V <sub>CCI</sub>	
\ /	High lovel input voltage	A-port I/Os	2.3 V to 3.6 V	2.3 V 10 5.5 V	V <sub>CCI</sub> - 0.4	$V_{CCI}$	V
$V_{IH}$	High-level input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	V <sub>CCI</sub> - 0.4	$V_{CCI}$	V
		OE input	1.00 V 10 3.0 V	2.3 V 10 5.5 V	$V_{CCA} \times 0.65$	5.5	
		A-port I/Os			0	0.15	
$V_{IL}$	Low-level input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15	V
		OE input			0	$V_{CCA}\ \times 0.35$	
		A-port I/Os, push-pull driving				10	
Δt/Δv	Input transition rise or fall rate	B-port I/Os, push-pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V
		Control input				10	
T <sub>A</sub>	Operating free-air temperature				-40	85	°C

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCI} \ \hbox{is the supply voltage associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the supply voltage associated with the output port.} \\ \hbox{(3)} & V_{CCA} \ \hbox{must be less than or equal to $V_{CCB}$, and $V_{CCA}$ must not exceed 3.6 V.} \\ \end{array}$ 

# Electrical Characteristics (1)(2)(3)

over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETED	TEST CONDITIONS	V	v	T	( = 25°	С	T <sub>A</sub> = 25°C to	85°C	UNIT
PAR	AMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNII
V <sub>OHA</sub>		$I_{OH} = -20 \mu A,$ $V_{IB} \ge V_{CCB} - 0.4 V$	1.65 V to 3.6 V	2.3 V to 5.5 V				$V_{CCA} \times 0.8$		V
V <sub>OLA</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V					0.4	V
V <sub>OHB</sub>		$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.65 V to 3.6 V	2.3 V to 5.5 V				$V_{\text{CCB}} \times 0.8$		V
V <sub>OLB</sub>		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V					0.4	V
I	OE	$V_I = V_{CCI}$ or GND	1.65 V to 3.6 V	2.3 V to 5.5 V			±1		±2	μΑ
I <sub>OZ</sub>	A or B port	OE = V <sub>IL</sub>	1.65 V to 3.6 V	2.3 V to 5.5 V			±1		±2	μΑ
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V					2.4	
I <sub>CCA</sub>		$V_I = V_O = Open,$ $I_O = 0$	3.6 V	0					2.2	μΑ
		10 – 0	0	5.5 V					-1	
			1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V					12	
I <sub>CCB</sub>		$V_I = V_O = Open,$ $I_O = 0$	3.6 V	0					-1	μΑ
		10 - 3	0	5.5 V					1	
I <sub>CCA</sub> + I <sub>C</sub>	ССВ	$V_I = V_O = Open,$ $I_O = 0$	1.65 V to V <sub>CCB</sub>	2.3 V to 5.5 V					14.4	μΑ
C <sub>I</sub>	OE		3.3 V	3.3 V		2.5			3.5	pF
0	A port		221/	221		5			6.5	
C <sub>io</sub>	B port		3.3 V	3.3 V		12			16.5	pF

Copyright © 2006–2008, Texas Instruments Incorporated

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCI} \ \hbox{is the supply voltage associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the supply voltage associated with the output port.} \\ \hbox{(3)} & V_{CCA} \ \hbox{must be less than or equal to $V_{CCB}$, and $V_{CCA}$ must not exceed 3.6 V.} \\ \end{array}$ 



### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V ± 0.15 V (unless otherwise noted)

				V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
	Push-pull driving				24		24		24	Mhaa
	Data rate	Open-drain driving			2		2		2	Mbps
	Pulse duration	Push-pull driving	Data innuta	41		41		41		20
ι <sub>w</sub>	Puise duration	Open-drain driving	Data inputs	500		500		500		ns

### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

				V <sub>CCB</sub> = : ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
	Data rata	Push-pull driving			24		24		24	Mhna
	Data rate	Open-drain driving			2		2		2	Mbps
	Dulas dimetias	Push-pull driving	Data innuta	41		41		41		
ι <sub>w</sub>	Pulse duration Open-drain driving	Data inputs	500	00	500		500		ns	

### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

				V <sub>CCB</sub> = 3 ± 0.3	3.3 V V	V <sub>CCB</sub> = ± 0.5	5 V V	UNIT
				MIN MAX MIN MA		MAX		
	Push-pull driving				24		24	Mbps
	Data rate	Open-drain driving			2		2	IVIDPS
	Dulas duration	Push-pull driving	Data innuta	41		41		20
ı <sub>W</sub>	Pulse duration Open-drain driving		Data inputs	500		500		ns

# **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CCB</sub> = ± 0.	= 2.5 V .2 V	V <sub>CCB</sub> =	= 3.3 V 3 V	V <sub>CCB</sub> ± 0.	= 5 V 5 V	UNIT
	(INFOT)	(001701)	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull driving		4.6		4.7		5.8	
t <sub>PHL</sub>	А	В	Open-drain driving	2.9	8.8	2.9	9.6	3	10	no
+	A	Ь	Push-pull driving		6.8		6.8		7	ns
t <sub>PLH</sub>			Open-drain driving	45	260	36	208	27	198	
<b>+</b>			Push-pull driving		4.4		4.5		4.7	
t <sub>PHL</sub>	В	А	Open-drain driving	1.9	5.3	1.1	4.4	1.2	4	ns
t	ь	A	Push-pull driving		5.3		4.5		0.5	115
t <sub>PLH</sub>			Open-drain driving	45	175	36	140	27	102	
t <sub>en</sub>	OE	A or B			200		200		200	ns
t <sub>dis</sub>	OE	A or B			50		40		35	ns
<b>+</b> .	Δ-port r	ise time	Push-pull driving	3.2	9.5	2.3	9.3	2	7.6	ns
t <sub>rA</sub>	A-poit i	ise time	Open-drain driving	38	165	30	132	22	95	115
<b>+</b> _	R-port r	ise time	Push-pull driving	4	10.8	2.7	9.1	2.7	7.6	ns
t <sub>rB</sub>	Б-роп 1	ise unie	Open-drain driving	34	145	23	106	10	58	113
+	A port	fall time	Push-pull driving	2	5.9	1.9	6	1.7	13.3	
t <sub>fA</sub>	A-poit i	iaii tiirie	Open-drain driving	4.4	6.9	4.3	6.4	4.2	6.1	ns
t <sub>fB</sub>	R-port	fall time	Push-pull driving	2.9	7.6	2.8	7.5	2.8	8.8	115
чВ	В-роп	iaii tiiiie	Open-drain driving	6.9	13.8	7.5	16.2	7	16.2	
t <sub>SK(O)</sub>	Channel-to-c	channel skew			1		1		1	ns
Max data rate			Push-pull driving		24		24		24	Mbps
iviax uala fale			Open-drain driving		2		2		2	IVIDPS

Product Folder Link(s): TXS0104E



# **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CCB</sub> = ± 0.	= 2.5 V .2 V	V <sub>CCB</sub> = ± 0.	= 3.3 V 3 V	V <sub>CCB</sub> ± 0.	= 5 V 5 V	UNIT
	(INPOT)	(001701)	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	
<b>t</b>			Push-pull driving		3.2		3.3		3.4	
t <sub>PHL</sub>	Α	В	Open-drain driving	1.7	6.3	2	6	2.1	5.8	ns
t	A	Ь	Push-pull driving		3.5		4.1		4.4	115
t <sub>PLH</sub>			Open-drain driving	43	250	36	206	27	190	
<b>t</b>			Push-pull driving		3		3.6		4.3	
t <sub>PHL</sub>	В	A	Open-drain driving	1.8	4.7	2.6	4.2	1.2	4	ns
<b>t</b>	Ь	A	Push-pull driving		2.5		1.6		0.7	115
t <sub>PLH</sub>			Open-drain driving	44	170	37	140	27	103	
t <sub>en</sub>	OE	A or B			200		200		200	ns
t <sub>dis</sub>	OE	A or B			50		40		35	ns
+ .	Λ port r	ise time	Push-pull driving	2.8	7.4	2.6	6.6	1.8	5.6	ns
t <sub>rA</sub>	A-port i	ise time	Open-drain driving	34	149	28	121	24	89	IIS
<b>f</b> _	R-port r	ise time	Push-pull driving	3.2	8.3	2.9	7.2	2.4	6.1	ns
t <sub>rB</sub>	Б-роп 1	ise time	Open-drain driving	35	151	24	112	12	64	113
t	A-port 1	fall time	Push-pull driving	1.9	5.7	1.9	5.5	1.8	5.3	ns
t <sub>fA</sub>	A-poit i	all time	Open-drain driving	4.4	6.9	4.3	6.2	4.2	5.8	115
t	B-port 1	fall time	Push-pull driving	2.2	7.8	2.4	6.7	2.6	6.6	ns
t <sub>fB</sub>	ъ-роп і	an unic	Open-drain driving	5.1	8.8	5.4	9.4	5.4	10.4	110
t <sub>SK(O)</sub>	Channel-to-c	channel skew			1		1		1	ns
Max data rate			Push-pull driving	24		24		24		Mbps
iviax uala fale			Open-drain driving	2		2		2		IVIDPS

Submit Documentation Feedback

Copyright © 2006–2008, Texas Instruments Incorporated

### **Switching Characteristics**

over recommended operating free-air temperature range, V<sub>CCA</sub> = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT	
<u> </u>	(INPUT)	(OUIPUI)	CONDITIONS	MIN	MAX	MIN	MAX		
4			Push-pull driving		2.4		3.1	.6 ns	
t <sub>PHL</sub>	A	В	Open-drain driving	1.3	4.2	1.4	4.6		
<b>t</b>	^	В	Push-pull driving		4.2		4.4		
t <sub>PLH</sub>			Open-drain driving	36	204	28	165		
<b>t</b>			Push-pull driving		2.5		3.3	·	
t <sub>PHL</sub>	В	A	Open-drain driving	1	124	1	97		
<b>t</b>	В		Push-pull driving		2.5		2.6	ns	
t <sub>PLH</sub>			Open-drain driving	3	3 139 3		105	Ì	
t <sub>en</sub>	OE	A or B			200		200	ns	
t <sub>dis</sub>	OE	A or B			40		35	ns	
<b>+</b> .	A-port r	iso timo	Push-pull driving	2.3	5.6	1.9	4.8	ns	
t <sub>rA</sub>	A-poit i	ise time	Open-drain driving	25	116	19	85	115	
+	B port r	ise time	Push-pull driving	2.5	6.4	2.1	7.4	ns	
t <sub>rB</sub>	Б-роп 1	ise time	Open-drain driving	26	116	14	72	115	
<b>4</b>	A port f	fall time	Push-pull driving	2	5.4	1.9	5	ns	
t <sub>fA</sub>	A-poit i	iali liine	Open-drain driving	4.3	6.1	4.2	5.7	115	
<b>+</b>	R port f	fall time	Push-pull driving	2.3	7.4	2.4	7.6	ns	
t <sub>fB</sub>	b-port i	iaii iiiile	Open-drain driving	5	7.6	4.8	8.3	110	
t <sub>SK(O)</sub>	Channel-to-c	channel skew			1		1	ns	
Max data rate			Push-pull driving			24		Mhnc	
iviax uala rale			Open-drain driving	2		2		Mbps	

### PRINCIPLES OF OPERATION

### **Applications**

The TXS0104E can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The TXS0104E is ideal for use in applications where an open-drain driver is connected to the data I/Os. The TXS0104E can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0104 might be a better option for such push-pull applications.

### **Architecture**

The TXS0104E architecture (see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A.

Copyright © 2006–2008, Texas Instruments Incorporated






Figure 1. Architecture of a TXS01xx Cell

Each A-port I/O has an internal  $10-k\Omega$  pullup resistor to  $V_{CCA}$ , and each B-port I/O has an internal  $10-k\Omega$  pullup resistor to  $V_{CCB}$ . The output one-shots detect rising edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1,T2) for a short duration, which speeds up the low-to-high transition.

#### Input Driver Requirements

The fall time ( $t_{fA}$ ,  $t_{fB}$ ) of a signal depends on the output impedance of the external device driving the data I/Os of the TXS0104E. Similarly, the  $t_{PHL}$  and max data rates also depend on the output impedance of the external driver. The values for  $t_{fA}$ ,  $t_{fB}$ ,  $t_{PHL}$ , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50  $\Omega$ .

#### **Power Up**

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power-up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first.

#### **Enable and Disable**


The TXS0104E has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time  $(t_{dis})$  indicates the delay between the time when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time  $(t_{en})$  indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

### Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCA}$ , and each B-port I/O has an internal 10-k $\Omega$  pullup resistor to  $V_{CCB}$ . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to  $V_{CCB}$  (in parallel with the internal 10-k $\Omega$  resistors).



#### PARAMETER MEASUREMENT INFORMATION



A.  $C_L$  includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \geq 1 V/ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

**ENABLE AND DISABLE TIMES** 



30-Jan-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TXS0104ED	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TXS0104EDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TXS0104EDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TXS0104EDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TXS0104EGXUR	ACTIVE	BGA MICROSTAR JUNIOR	GXU	12	2500	TBD	SNPB	Level-1-240C-UNLIM	
TXS0104EPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TXS0104EPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TXS0104ERGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TXS0104ERGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TXS0104EYZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
TXS0104EZXUR	ACTIVE	BGA MICROSTAR JUNIOR	ZXU	12	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

30-Jan-2012

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0104EDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TXS0104EGXUR	BGA MI CROSTA R JUNI OR	GXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2
TXS0104EPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXS0104ERGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXS0104EYZTR	DSBGA	YZT	12	3000	180.0	8.4	1.49	1.99	0.75	4.0	8.0	Q2
TXS0104EZXUR	BGA MI CROSTA R JUNI OR	ZXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2

www.ti.com 14-Jul-2012




\*All dimensions are nomina

All diffiensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0104EDR	SOIC	D	14	2500	367.0	367.0	38.0
TXS0104EGXUR	BGA MICROSTAR JUNIOR	GXU	12	2500	340.5	338.1	20.6
TXS0104EPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TXS0104ERGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TXS0104EYZTR	DSBGA	YZT	12	3000	210.0	185.0	35.0
TXS0104EZXUR	BGA MICROSTAR JUNIOR	ZXU	12	2500	340.5	338.1	20.6

# GXU (S-PBGA-N12)

# PLASTIC BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.



# ZXU (S-PBGA-N12)

# PLASTIC BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is a lead-free solder ball design.



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-2/0 11/11

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# YZT (R-XBGA-N12)

# (CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This is a lead-free solder ball design.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

#### Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>