




H					VGA			
VGA mo	VGA mode			Vertical Timing Spec				
Configuration	Resolution HxV	synchr. (lines)	front p. (lines)	frame (lines)	back p. (lines)			
VGA(60Hz)	640x480	2	33	480	10			
VGA(85Hz)	640x480	3	25	480	1			
SVGA(60Hz)	800x600	4	23	600	1			
SVGA(75Hz)	800x600	3	21	600	1			
SVGA(85Hz)	800x600	3	27	600	1			
XGA(60Hz)	1024x768	6	29	768	3			
XGA(70Hz)	1024x768	6	29	768	3			
XGA(85Hz)	1024x768	3	36	768	1			
1280x1240(60Hz)	1280x1240	3	36	1024	1			
			I		I			
SPS					<del></del>			

	á literatura: Jan E r.cz/www_base/za					Γ Brno 200	
Video m	odel			DE2			Standard
Configuration	Resolution HxV	synchr. (us).	front p. (us)l	row (us)	back p. (us)	Pixel clock (MHz)	Pixel clock
VGA(60Hz)	640x480	3,8	1,9	25,4	0,6	25	25,175
VGA(85Hz)	640x480	1,6	2,2	17,8	1,6	36	36
SVGA(60Hz)	800x600	3,2	2,2	20,0	1,0	40	40
SVGA(75Hz)	800x600	1,6	3,2	16,2	0,3	49	49,5
SVGA(85Hz)	800x600	1,1	2,7	14,2	0,6	56	56,25
XGA(60Hz)	1024x768	2,1	2,5	15,8	0,4	65	65
XGA(70Hz)	1024x768	1,8	1,9	13,7	0,3	75	75
XGA(85Hz)	1024x768	1,0	2,2	10,8	0,5	95	94,5
1280x1240(60Hz)	1280x1240	1,0	2,3	11,9	0,4	108	108













## VHDL Jazyk Grafická schémata nedovolují snadno porovnávat verze návrhu, hledat změny Hardware Description Language (HDL) □ Programovací jazyk pro modelování, simulaci a syntézu číslicových obvodů a systémů. Historie □ 1980: US Department of Defense Very High Speed Integrated Circuit program (VHSIC) □ 1987: Institute of Electrical and Electronics Engineers - IEEE Standard 1076 (VHDL'87) □ 1993: VHDL revize a update Verilog - další významný HDL jazyk □ podobný C, používaný hlavně v Americe a Japonsku Skoro všechny vývojové nástroje povolují Verilog i VHDL Programátoři obvodů se časem musí naučit oba jazyky České firmy a školy používají primárně VHDL

# VHDL vlastnosti/omezení... ■ VDHL nerozlišuje malá a velká písmena ■ Používané implementace většinou nerozumí česky, nelze tedy psát s diakritikou, a to ani komentáře. ■ Silně typový jazyk s velmi omezenými implicitními konverzemi ■ Silně upovídaný jazyk — sestavili ho návrháři obvodů, nikoliv programátoři — píše se v stylem vhodným pro obvody a simulace ■ Každý obvod může být popsán pomocí VHDL a znovu použitý pro syntézu složitějších obvodů ve VHDL nebo symbolickém editoru













```
entity entity-name is
port (signal-names : mode signal-type;
signal-names : mode signal-type;
...
signal-names : mode signal-type);
end entity-name;


pozor, před) není už středník
jeho napsání je chybou!
```























```
architecture dataflow1 of eq2 is
begin

equals <= '1' when (x1 = y1) and (x0 = y0) else '0';

-- "comment" equals is active high
end dataflow1;

Operaci: equals <= '1' when (x1 = y1) and (x0 = y0) else '0';


čteme jako: Equals pin gets value '1'
when (x1 = y1) and (x0 = y0)
else it gets '0';


"--" znamená komentář


equals, x1, x0, y1, y0 jsou "I/O signal pins"
deklarované uživatelem
```


## Relational Operators □they have no relative precedences and ☐their results has always type Boolean (TRUE,FALSE) **Operator** Symbol Equal Not equal Less than < Less than or equal to <= Greater than > Greater than or equal to >= equals $\leq$ '1' when (x1 = y1) and (x0 = y0) else '0';


```
Logical operators
defined for types: boolean, std logic, std logic vector
and std ulogic, std ulogic vector, bit, bit vector
       logical and
and
       logical or
or
nand logical complement of and
       logical complement of or
nor
       logical not
not
       logical exclusive or
xor
xnor logical complement of exclusive or
equals \leq '1' when (x1 = y1) and (x0 = y0) else '0';
```












```
Library clause


library ieee;
use ieee.std_logic_1164.all;


entity eq2 is
   port (x1, x0, y1, y0: in std_logic;
        equals: out std_logic );
end eq2;


architecture dataflow1 of eq2 is
begin
        equals <= '1' when (x1 = y1) and (x0 = y0) else '0';
-- "comment" equals is active high
end dataflow1;
```











```
SIGNAL x, y, z: STD_LOGIC;
SIGNAL a, b, c: STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL sel : STD_LOGIC_VECTOR(2 DOWNTO 0);

-- Concurrent Signal Assignment Statements
x <= y AND z; a <= b OR c;


-- Alternatively, signals may be assigned constants
x <= '0';
y <= '1';
z <= 'Z';
a <= "00111010"; -- Assigns 0x3A to a
b <= X"3A"; -- Assigns 0x3A to b
c <= X"3" & X"A"; -- Assigns 0x3A to c
sel <= a(5 DOWNTO 4) & '1';
```


```
architecture dataflow2 of eq2 is
signal x,y:std_logic_vector(1 downto 0); -- internal signals
begin

x <= x1&x0; y<= y1&y0; -- concatenate & by downto style
equals <= '1' when x=y else '0';
end dataflow2;

architecture dataflow3 of eq2 is
signal x,y:std_logic_vector(0 to 1); -- internal signals
begin

x <= x0&x1; y<= y0&y1; -- concatenate & by to style
equals <= '1' when x=y else '0';
end dataflow3;
```





```
entity — bus inputs

entity eq2bus is port (x, y: in std_logic_vector(1 downto 0); equals: out std_logic); end eq2bus;

2 buses X, Y and 1 output EQUALS

X 2
The comparator chip: eq2

EQUALS
```

```
library ieee;
use ieee.std_logic_1164.all;

entity eq2bus is
  port (x, y: in std_logic_vector(1 downto 0);
       equals: out std_logic_);
  end eq2bus;

architecture dataflow1 of eq2bus is
  begin
  equals <= '1' when x=y else '0';
  end dataflow1;
```

```
Full comparator with Generic

library ieee;
use ieee.std_logic_1164.all;


entity compGeneric is
generic (DATA_WIDTH: natural:= 8 );
port (x, y: in std_logic_vector(DATA_WIDTH-1 downto 0);
eq, lt, gt: out std_logic );
end compGeneric;


architecture dataflow1 of compGeneric is
begin
eq <= '1' when x=y else '0';
lt <= '1' when x<y else '0'; --how????
gt <= '1' when x>y else '0'; --how????
end dataflow1;
```


```
Iibrary ieee;
use ieee.std_logic_1164.all;


entity addGeneric is
generic
(DATA_WIDTH: natural:= 8
);
port (x, y: in std_logic_vector(DATA_WIDTH-1 downto 0);
    z: in std_logic_vector(DATA_WIDTH-1 downto 0) );
end addGeneric;

architecture dataflow1 of addGeneric is
begin
    z<=x+y;
end dataflowy,
```













# **Negative Number Systems**

- Representation of positive numbers same in most systems, with exception Little/Big Endian storage
- Major differences are in how negative numbers are represented three major schemes:
  - sign and magnitude
  - ones complement
  - twos complement









### Poznámka: Bit versus std\_logic v publikacích?

- Bit hodnoty '0'and '1'
- std\_logic MVL-9: '1', '0', 'X', 'Z','U', '-', 'L', 'H', 'W'
- std\_logic\_arith verze pro aritmetické výpočty rozlišuje signed / unsigned – původně vyvinutá firmou Synopsys, čtyři různí výrobci si udělali nepatrně odlišné verze, později IEEE udělalo oficiální verzi of std\_logic\_arith called numeric\_std
- numeric\_std formální IEEE náhrada std logic artih
- nutno použít buď std\_logic\_arith nebo numeric\_std, nikdy ne oboje!

 $\Rightarrow$ 

SPS

# Ibrary ieee; use ieee.std\_logic\_1164.all; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity addGeneric is generic ( DATA\_WIDTH : natural := 8 ); port (x, y: in std\_logic\_vector(DATA\_WIDTH-1 downto 0); z: out std\_logic\_vector(DATA\_WIDTH-1 downto 0) ); end addGeneric; architecture dataflow1 of addGeneric is begin z<=x+y; end dataflow1;

		numeric_std	std_logic_arith		
	Тур	e Conversion			
std_logic_vector	-> unsigned	unsigned(arg)	unsigned(arg)		
std_logic_vector	-> signed	signed(arg)	signed(arg)		
unsigned -> std_logic_vector		std_logic_vector(arg)	std_logic_vector(arg)		
igned -> std_logic_vector		std_logic_vector(arg)	std_logic_vector(arg)		
nteger -> unsigned		to_unsigned(arg, size)	conv_unsigned(arg, Size)		
integer -> signed		to_signed(arg, SiZe)	conv_signed(arg, SiZe)		
unsigned -> integer		to_integer(arg)	conv_integer(arg)		
signed	-> integer	to_integer(arg)	conv_integer(arg)		
nteger -> std_logic_vector		integer -> unsigned/signed ->std_logic_vector			
std_logic_vector	-> integer	std_logic_vector -> unsigned/signed ->integer			
unsigned + unsigned -> std_logic_vector		std_logic_vector (arg1 + arg2)	arg1 + arg2		
signed + signed	-> std_logic_vector	std_logic_vector (arg1 + arg2)	arg1 + arg2		
		Resizing			
unsigned		resize (arg, size)	conv_unsigned (arg, size)		
signed		resize (arg, size)	conv_signed (arg, size)		

```
Miniotázky: Nakreslete schéma obvodu

entity test is

port (in1: in std_logic_vector (2 downto 0);

out1: out std_logic_vector (3 downto 0));

end test;

architecture test_arch of test is

begin

out1(0)<=in1(1);

out1(1)<=in1(2);


out1(2)<=in1(0) and in1(1);


out1(3)<='1';


end test_arch;


From VHDL for programmable logic,


Skahill, Addison Wesley
```













```
entity entity-name is
port (signal-names: mode signal-type;
signal-names: mode signal-type);
end entity-name;

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- 7segment driver hex display of a number
ENTITY SevenSegment IS
PORT( D, C, B, A :IN STD_LOGIC;
segmentsOut: OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
);
END SevenSegment;
```





```
SIGNAL x, y, z :STD_LOGIC;
SIGNAL a, b, c :STD_LOGIC VECTOR(7 DOWNTO 0);
SIGNAL sel :STD_LOGIC_VECTOR(2 DOWNTO 0);

-- Conditional Assignment Statement
x <='0' WHEN sel = "000" ELSE
y WHEN sel = "011" ELSE
z WHEN x = '1' ELSE
'1';

-- Selected Signal Assignment Statement
-- NOTE: The selection values must be constants
WITH sel SELECT
x <= '0' WHEN "000",
y WHEN "011",
z WHEN "100",
'1' WHEN OTHERS;

-- Selected signal assignments also work with vectors
WITH x SELECT
a <= "01010101" WHEN '1',
b WHEN OTHERS;
```

```
7segment ARCHITECTURE
architecture Behavioral of SevenSegment IS
Signal dataIn:STD LOGIC VECTOR(3 DOWNTO 0);
BEGIN dataln <= D & C & B & A; -- concatenate operator (&)
with dataIn SELECT-- LSB is A
  segmentsOut <="1000000" WHEN "0000",-- 0
                "1111001" WHEN "0001",-- 1
                "0100100" WHEN "0010", -- 2
                 "0110000" WHEN "0011", -- 3
                 "0011001" WHEN "0100",-- 4
                 "0000011" WHEN "1011",-- b
                 "0100111" WHEN "1100",-- c
                "0100001" WHEN "1101",-- d
                 "0000110" WHEN "1110",-- E
                 "0001110" WHEN others;-- for F "111" and simulation
END Behavioral;
```

```
7segment with ripple blanIn / blankOut
ENTITY SevenSegment IS
   PORT( D, C, B, A:IN STD_LOGIC; blankIn:IN STD_LOGIC; blankOut: OUT STD_logic;
          segmentsOut: OUT STD_LOGIC_VECTOR(6 DOWNTO 0) );
END SevenSegment;
architecture Behavioral of SevenSegment IS
Signal dataln:STD_LOGIC_VECTOR(3 DOWNTO 0);
Signal segments: STD_LOGIC_VECTOR(6 DOWNTO 0);
BEGIN
   dataIn <= D & C & B & A;
   with dataIn SELECT -- LSB is A
   segments <="1000000" WHEN "0000",-- 0
                 "1111001" WHEN "0001",-- 1 "0100100" WHEN "0010", -- 2
                  "0000110" WHEN "1110",-- E
"0001110" WHEN others;- for F "111" and simulation
  blankOut <= '1' when dataIn="0000" and blankIn='1' else '0';
  segmentsOut <= segments when dataln /= "0000" or blankin='0' else "1111111
END Behavioral;
```

