





### Answers to 4bit register questions...







```
Inside and outside clock-if
library IEEE;
use IÉEE.STD_LOGIC_1164.all;
entity reg4 is
 port (clock : in std_logic;
      data: in std_logic_vector(3 downto 0);
      q4 : out std_logic_vector(3 downto 0));
 end reg4;
                                                      q4[1..0]~reg0
architecture reg4_arch of reg4 is
                                             data[3..0]
begin process(clock)
begin
                                              clock
   if clock = '1' and clock'event then
      q4(1 downto 0) \le data(1 downto 0);
   end if;
   q4(3 downto 2) <= data(3 downto 2);
                                                        q4[3..2]
 end process;
end reg4_arch;
```











```
We return to primary program
library IEEE;
use IEEE.STD_LOGIC_1164.all;
                                                         q4[3..0]~reg0
entity reg4 is
                                               data[3..0]
port (clock : in std_logic;
      data: in std logic vector(3 downto 0);
                                                                   q4[3..0]
      q4 : out std_logic_vector(3 downto 0));
                                                 clock
end req4;
architecture reg4_arch of reg4 is
begin process(clock)
begin
  if clock = '1' and clock'event then
     q4 <= data;
  end if:
 end process;
end reg4_arch;
```





















```
Wrong asynchronous input
                                               Asynchronous clear (aclrn)
brary IEEE;
use IEEE.STD_LOGIC_1164.all;
                                                  must be tested before
entity reg4 is
                                            'if'-clock statement of the process
port (clock, aclrn : in std_logic;
     data: in std_logic_vector(3 downto 0);
     q4: out std_logic_vector(2 downto 0));
 end reg4;
architecture reg4 arch of reg4 is
                                       Error (10818): Can't infer register
begin process(clock, aclrn)
begin
                                         for "q4[3..0]" at reg4.vhd(13)
    if clock = '1' and clock'event then
                                        because it does not hold its value
         q4 <≠ data;
                                              outside the clock edge
    elsif aclpn = '0' then q4 = "0000";
                                          Error (10822): HDL error at
    end if/
                                        reg4.vhd(13): couldn't implement
  end if
 end process:
                                        registers for assignments on this
eng reg4_arch;
                                                     clock edge
```









# Definice konečného automatu FSM – Finite State Machine Uspořádaná šestice M = < X, S, Z, ω, δ, s₀ ∈ S > X - konečná množina všech vstupních vektorů Z - konečná množina všech výstupních vektorů S - konečná množina všech vnitřních stavů δ - přechodová funkce - zobrazení δ: X x S -> S ω - výstupní funkce - zobrazení ω: ω: S -> Z (Moore) ω: X x S -> Z (Mealy) s₀ - počáteční stav S₀ ∈ S

### Některé varianty automatu

Konečný automat - konečná množina vst., výst., a stavů

Úplně určený automat - zobrazení δ i ω def. pro každý (X x S)

Neúplně určený automat - nedefinovaná některá zobrazení δ, ω

Neiniciální automat - určen pěticí, chybí S<sub>0</sub>

Deterministické automaty - δ i ω popsány deterministicky, nemění se

Stochastické automaty - δ i ω jsou pravděpodobnostní výrazy

Nedeterministické automaty - δ i ω popsány nedeterministicky

### Nedeterministické chování není náhodné

Deterministické:

 $f(1) \rightarrow 1 \quad v \check{z} dy$ 

Náhodné:

 $f(1) \rightarrow 1 \quad v \quad 50\% p \check{r} i p a d \mathring{u},$ 

 $f(1) \rightarrow 2$  v ostatních situacích

Nedeterministické chování


 $f(1) \rightarrow 1 \text{ nebo } f(1) \rightarrow 2,$ 


ale nepovíme, kdy tomu tak bude.


 Nedeterministické chování může vypadat deterministicky, náhodně, nebo i hůře


\_


### Example from deterministic to nondeterministic automaton


















### Graf přechodů

2. popis chování automatu orient. grafem (nahrazuje tab.přechodů)

uzly - vnitřní stavy - označení s

orientované hrany - možné přechody - označení  $x_i / \omega (x_i, s_i)$ 

MOORE - automat ve stavu  $s_j$  (stab.stav) vysílá vektor  $z_i$  a po příchodu  $x_i$  přejde do stavu  $s_k$ .



Př.:

SP:

### Matice přechodů

3. - při velkém počtu stavů – přehlednost, při p – stavech matice p x p


řádky - výchozí stav sloupce - následný stav průsečík - podmínky přechodu - x

Ms - matice přechodů (prvek - vektor x)
Mz - matice výstupů (prvek - vektor z)
Mx - matice vstupů (1/0 - způsobí přech.)

Př.: matice prechodu a matice výstupů

$$M_z = \left| \begin{array}{ccccc} Z_1 \ Z_2 \\ 00 & 00 & -- & -- \\ -- & 00 & 01 & 01 \\ -- & -- & 01 & 01 \\ 00 & -- & -- & 11 \end{array} \right|$$

SPS



### **State Encoding Problem**

- State Encoding Can Have a Big Influence on Optimality of the FSM Implementation
  - □ No methods other than checking all possible encodings are known to produce optimal circuit
  - □ Feasible for small circuits only
- Using Enumerated Types for States in VHDL Leaves Encoding Problem for Synthesis Tool


\_ SPS

### **Types of State Encodings (1)**

- Binary (Sequential) States Encoded as **Consecutive Binary Numbers** 
  - ☐ Small number of used flip-flops
  - □ Potentially complex transition functions leading to slow implementations
- One-Hot Only One Bit Is Active
  - □ Number of used flip-flops as big as number of states
  - ☐ Simple and fast transition functions
  - ☐ Preferable coding technique in FPGAs

### **Types of State Encodings (2)**

State	Binary Code	One-Hot Code
S0	000	10000000
S1	001	01000000
S2	010	00100000
S3	011	00010000
S4	100	00001000
S5	101	00000100
S6	110	00000010
S7	111	0000001





```
constant s0 : integer := 0;
constant s12 : integer := 1;
constant s3 : integer := 2;
signal state : integer range 2 downto 0;


...


case state is
    when s0 =>
        if A='1' then output <= '1';
        else output <= '0';
        end if;

-- when s12 => -- case must contain all cases!!!
    when others =>output<='0';
end case;
```














## V praktické syntéze vycházíme z koncepce MOORE automatu a v průběhu syntézy je možná úprava na MEALY automat. 1. Ze zadání časový diagram základní sekvence 2. Tabulka přechodů, graf přechodů 3. Minimalizace množiny vnitřních stavů 4. Volba vnitřního kódu 5. Mapy vnitřní fce ( 8 zobr.) a výstupní fce ( a zobr.)











### Setup nad Hold Times Dependency


Setup and hold times mainly depend on

- technology of flip-flops
- routing of signals, i.e. delays on wires clock distributions to flip-flops
- combinational logic


Setup and hold times do not depend on


frequency


=





## Metastability - "Ball on the Hill" Analogy ■ Sides of hill = stable states ■ Top of hill = metastable state ■ Any small "push" (e.g., noise) will move the ball off the hill and into a stable state Metastable State Vout1 = H Vout2 = H Vout2 = H Vout2 = H Vout3 = H Vout3 = H Sps




















### **Removing Metastability**


Removing metastability means removing setup and hold time violations in circuit. Many methods can be tested, e.g.

- 1. Rearranging circuits
- 2. Increasing delay by adding LCELL
- 3. Synchronizers
- 4. Negative/Positive edges phases
- 5. Redesigning circuit
- □ and others.....










```
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity div5_10_cntr is port(CLK: in std_logic; q5: out std_logic); end entity; architecture behav of div5_cntr is begin process (CLK) variable cnt: integer range 0 to 4:=0; begin if (CLK'event and CLK='1') then if cnt>3 then cnt:=0; q5<='1'; else cnt := cnt + 1; q5<='0'; end if; end process; end behav;
```




### THE TEN COMMANDMENTS FOR SUCCESSFUL DESIGNATION


- 1. ALL STATE MACHINE OUTPUTS SHALL ALWAYS BE REGISTERED
- 2. THOU SHALT USE REGISTERS, NEVER LATCHES
- 3. THY STATE MACHINE INPUTS, INCLUDING RESETS, SHALL BE SYNCHRONOUS
- 4. BEWARE FAST PATHS LEST THEY BITE THINE ANKLES
- 5. MINIMIZE SKEW OF THINE CLOCKS
- 6. CROSS CLOCK DOMAINS WITH THE GREATEST OF CAUTION.
  SYNCHRONIZE THY SIGNALS!
- 7. HAVE NO DEAD STATES IN THY STATE MACHINES
- 8. HAVE NO LOGIC WITH UNBROKEN ASYNCHRONOUS FEEDBACK LEST THE FLEAS OF MYRIAD TEST ENGINEERS INFEST THEE
- 9. ALL DECODE LOGIC MUST BE CRAFTED CAREFULLY— ESCHEW ASYNCHRONICITY
- 10. TRUST NOT THY SIMULATOR IT MAY BEGUILE THEE WHEN THY DESIGN IS JUNK

Peter Chambers, Peter's Provocative Pontifications, 97





# Adding Synchronizers Add a D Flip-Flop on each asynchronous input Synchronize each input only once Don't use dynamic flip-flops (we'll discuss why) Q: What happens when set up & hold time violated?



### **Designing with Metastability**

- A synchronizer design at a given clock period provides a fixed amount of resolution time tr
- Definition: a synchronization failure occurs when actual recovery time  $t_{r-actual} > t_r$
- For a given flip-flop, the mean time between failure (MTBF) is given by the formula

$$MTBF(t_r) = \frac{e^{(t_r/\tau)}}{T_o \times f_{clk} \times a} \begin{cases} f_{clk} \text{ - System clock freq.} \\ a \text{ - asynchronous input rate of change.} \\ \tau \text{ - empirically derived constant} \\ T_o \text{ - empirically derived constant} \end{cases}$$


t<sub>r</sub> - time <u>available</u> for resolution

[John A. Nestor: VLSI Design]


### **Determining Resolution Time t**<sub>r</sub>

Must leave time for system to respond properly after resolution

$$t_r = t_{clk} - t_{su} - t_{prop}$$



[John A. Nestor: VLSI Design]



### **MTBF Calculation Example**


- "Typical" values for a 0.25µm ASIC library flipflop
  - □ τ = 0.31ns
  - $\Box T_0 = 9.6$ as "a" =  $10^{-18}$
  - $\Box t_r = 2.3$ ns
- MTBF = 20.1 days unacceptable!

$$MTBF(t_r) = \frac{e^{(t_r/\tau)}}{T_o \times f_{clk} \times a}$$

John A. Nestor: VLSI Design]

.....

### 



### **Dual-Stage MTBF Calculation**

- "Typical" values for a 0.25µm ASIC library flipflop
  - □ τ = 0.31ns
  - $\Box T_0 = 9.6$ as "a" =  $10^{-18}$
  - $\Box t_r = 9ns$
- MTBF = ?

$$MTBF(t_r) = \frac{e^{(t_r/\tau)}}{T_o \times f_{clk} \times a}$$

[John A. Nestor: VLSI Design]

### How can we look inside FPGA?

by SignalTAP Logic Analyzer

