



Truth Table

Note: Symbol - means don't care



Note: Array versus std_logic_vector

-- library type

TYPE std_logic_vector IS ARRAY (NATURAL RANGE <>) OF std_logic;

-- library type

TYPE MojePole IS ARRAY (7 downto 0) of std logic;

signal reg: MojePole;

signal reg2 : std_logic_vector(7 downto 0);

...

reg2<=reg; -- nelze vzájemně převést žádným přetypováním

...

reg2(0)<=reg(0); reg2(1)<=reg(1); -- jediný způsob konverze

VHDL má striktně oddělené typy

 \Rightarrow


```
library ieee;use ieee.std_logic_1164.all;
entity priority1 is port (
    x : in std_logic_vector(15 downto 0);
    y : out std_logic_vector(15 downto 0) );
end entity;

priority1

x[15..0] y[15..0]

set
```

```
With ... select solution
architecture dataflow1 of priority1 is
begin with x select
                                                  Compile and
    y <= X"8000" when X"8000" to X"FFFF".
                                                 locate priority1
         X"4000" when X"4000" to X"7FFF",
         X"2000" when X"2000" to X"3FFF",
                                                   in Quartus
         X"1000" when X"1000" to X"1FFF",
                                                  RTL Viewer
         X"0800" when X"0800" to X"0FFF".
         X"0400" when X"0400" to X"07FF".
         X"0200" when X"0200" to X"03FF",
         X"0100" when X"0100" to X"01FF"
         X"0080" when X"0080" to X"00FF"
         X"0040" when X"0040" to X"007F"
         X"0020" when X"0020" to X"003F",
         X"0010" when X"0010" to X"001F",
         X"0008" when X"0008" to X"000F",
         X"0004" when X"0004" to X"0007",
         X"0002" when X"0002" | X"0003", X"0001" when X"0001", X"0000" when others;
end dataflow1;
```




```
When - else solution
architecture dataflow2 of priority1 is
begin
                                                  Compile and
  y \le X''8000'' \text{ when } x(15)='1' \text{ else}
                                                locate priority1
     X"4000" when x(14)='1' else
     X"2000" when x(13)='1' else
                                                     again in
     X"1000" when x(12)='1' else
                                                  Quartus RTL
     X"0800" when x(11)='1' else
     X"0400" when x(10)='1' else
                                                      Viewer
     X"0200" when x(9)='1' else
     X"0100" when x(8)='1' else
     X"0080" when x(7)='1' else
     X"0040" when x(6)='1' else
     X"0020" when x(5)='1' else
     X"0010" when x(4)='1' else
     X"0008" when x(3)='1' else
     X"0004" when x(2)='1' else
     X"0002" when x(1)='1' else
     X"0001" when x(0)='1' else "000000000000000000";
end dataflow2;
```

```
Detector for Snake

LIBRARY ieee; USE ieee.std_logic_1164.all;
LIBRARY work;

ENTITY detector IS
PORT
(
sw, had: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
result: OUT STD_LOGIC
);
END detector;

detector
sw[15..0]
had[15..0]
inst1
```



```
ARCHITECTURE bdf_type OF detector IS

COMPONENT priority1
PORT(x: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
y: OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
);
END COMPONENT;
SIGNAL WIRE_0: STD_LOGIC_VECTOR(15 DOWNTO 0);
BEGIN

b2v_inst: priority1
PORT MAP(x => sw, y => WIRE_0);
result <= '0' when (WIRE_0 and had)= X"0000" else '1';
END bdf_type;
```



Process Format

- Process allows conventional programming language methods to describe circuit behavior, but the behavior need not always be synthesizable in an ASIC
- Its behavior in a simulation:
 - Process statements executed once at start of simulation
 - 2. Process halts at "end" until an event occurs on a signal in the "sensitivity list"
 - Process statements executed sequentially (sequential statements)

```
VHDL
                                      Compile and
architecture behav1 of priority1 is
begin
                                     locate priority1
  process(x)
                                         again in
  variable ix: integer;
                                      Quartus RTL
  variable enable: boolean;
                                          Viewer
  begin
   enable:=true; -- inicializations should be in code
   for ix in x'RANGE loop
     if( enable and (x(ix)='1') ) then
       y(ix)<='1'; enable:=false;
       else y(ix) \le 0;
     end if;
   end loop;
  end process:
end behav1;
```

```
wrong inicialization in VHDL

architecture behav1 of priority1 is begin.

process(x)

variable ix: integer:

variable enable: boolean:=true;

begin

for ix in x'RANGE loop:

if( enable and (x(ix)='1')) then


y(ix)<='1'; enable:=false;

else y(ix)<='0';

end if;


end loop;
end process;
end behav1;
```

```
Wrong style of behavior
architecture behav2 of priority1 is
begin .
  process (x)
  variable ix; jx: integer; variable ones: integer;
  begin
                                       Behavior explanation
   for ix in 15 downto 0 loop
                                       too complex for RTL
    ones:=0; jx:=ix+1;
    while jx<=15 loop
       if x(jx)='1' then ones:=ones+1; end if;
       jx:=jx+1;
    end loop;
    if ones=0 and x(ix)='1' then y(ix)<='1'; else y(ix)<='0'; end if;
  end loop,
 end process,
                       Compile and locate priority1 again in
end_behav2;
                 Quartus RTL Viewer to see why it is terrible style
```





Variable assignment := execution


- Variables can only be declared and used in the sequential part (inside process or function) of VHDL local to a process.
- variable := variable assignment.
- A2 :=B2 and C2
- similar to signal assignment but A2 must be a variable.





```
Latches
Latches can be easily described by using the concurrent signal assignment statement
library IEEE;
                                                             JK
                                                                      O+
use IEEE.STD_LOGIC_1164.all;
                                                             0.0
                                                                      Q
entity JK_LATCH is
port ( J, K : in std_logic;
                                                             0 1
                                                                       0
      signal Q : out std_logic);
end JK_LATCH;
                                                             10
                                                                       1
architecture TRUTH_TABLE of JK_LATCH is
                                                                      O'
                                                             1 1
signal Q_MEM: std_logic;
begin
-- Map truth table into conditional concurrent statements
 Q_MEM <= Q_MEM when (J = '0' and K = '0') else
            '0' when (J = '0' and K='1') else
            '1' when (J='1' and K = '0') else
            not Q MEM;
 Q \leq Q_MEM;
end TRUTH_TABLE;
                           Hence, the JK latch is identical to an SR latch that is made to
                           toggle its output when passed the restricted combination
```

















```
Flip-flop with synchronous reset
architecture dff_syn_arch of dff_syn is
begin process(clock,reset) -- reset can be removed,
 begin-
                           -- but allowed
   if clock = '1' and clock'event then
    if (reset = '1') then
      out1 <= '0';
                                 reset
    else
                                   in I
      out1 <= in1;
                                               clock
     end if,
   end if,
 end process;
end dff_syn_arch;
      Why reset is not needed in the sensitivity list?
```

```
The order of the statements inside the process
determines Syn. or Asyn. reset

if clock = '1' and clock'event then
if (reset = '1') then

if (reset = '1') then

q <= '0';
elsif clock = '1' and clock'event then

Which flip-flop has synchronous
and asynchronous reset?
```

Miniquestions


 What is the difference between latches and flip-flops (level triggered flip-flops and edge triggered flip-flops)?

Note: **In some FPGA all flip-flops are treated as 50% edge triggered flip-flops.

- · What is the difference between
 - synchronous reset (syn-reset) flip-flops and
 - asynchronous reset (asyn-reset) flip-flops?




41




```
Synchronous Divider
-- pridame delic 2 k delici 25000000 -> delic50000000
library ieee; use ieee.std logic 1164.all; use
  ieee.std_logic_unsigned.all;
-- delic 50e6 se symetrickym vystupem
entity delic50M is
 port(clk : in std_logic;
      q : out std_logic);
end entity;
architecture behav1 of delic50M is
constant MAX:integer :=24999999;
begin
 process (clk)
  --processes body on the next slide
 end process;
end behav1;
```

```
Synchronous Divider
process (clk)
variable delic2 : std_logic := '0';
 variable cnt: integer:=0;
begin
  if (clk'event and clk='1') then
    if cnt=MAX then
                                  Too high gate count
      cnt:=0; delic2:=not delic2;
                                  56 LE / 33 Reg
    else cnt := cnt + 1;
                                  LE=Logic elements
    end if:
                                  Reg - registers
  end if:
  q<=delic2; _____
 end process;
```



```
Improved Behavior Description
process (clk)
variable delic2 : std_logic := '0';
 variable cnt: integer range 0 to MAX:=0;
begin
                                  46LE/26Reg
  if (clk'event and clk='1') then
                                  by adding range 0 to
    if cnt=MAX then
                                  MAX information we
      cnt:=0; delic2:=not delic2;
                                  simplified compilation
    else cnt := cnt + 1;
    end if:
  end if:
  q<=delic2; _____
 end process;
```



```
Synchronous Divider
process (clk)
variable delic2 : std_logic := '0';
 variable variable cnt: integer range 0 to MAX :=0;
begin
  if (clk'event and clk='1') then
                                  37LE/26Reg
    if cnt>=MAX then ◆······
                                  compare by >=
      cnt:=0; delic2:=not delic2;
                                  we added another
    else cnt := cnt + 1;
                                  information
    end if:
  end if;
  q<=delic2; _____
 end process;
```

```
process (clk)

variable delic2: std_logic:= '0';

variable variable cnt: integer range 0 to MAX:=0;

begin

if (clk'event and clk='1') then

if cnt>MAX-1 then 

cnt:=0; delic2:=not delic2;


else cnt:= cnt + 1;

end if;

end if;

q<=delic2;

end process;
```



```
Universal divider
library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;
entity FreqDivByEven is
 generic( Even_Divisor: integer := 50 );
 port(CLK : in std_logic;
    q : out std_logic);
end entity;
architecture behav of FregDivByEven is
constant Divider:integer := Even Divisor/2;
-- FreqDivByEven requires EVEN number
assert Even_Divisor mod 2=0 -- tested in compile time
 report "FreqDivByEven requires EVEN divisor"
      severity severity level(error);
process (CLK)
                              see the next slide
end process;
end behav;
```

```
process (CLK)
variable cnt: integer range 0 to Divider-1:=0;
variable q2: std_logic:= '0';
begin
if (CLK'event and CLK='1') then
if Even_Divisor=2 then q2:=not q2;
elsif cnt>Divider-2 then cnt:=0; q2:=not q2;
else cnt:= cnt + 1;
end if;
end if;
q<=q2;
end process;
```

