


Struktury počítačových systémů

Přednáší: Richard Šusta

13. října 2011 verze 1.0



ČVUT-FEL v Praze – kód předmětu A0B35SPS

K-Map Example

- Synchronous divider/counter by 5





K-maps

- Implicants -

Two-level K-map simplification

- Implicant
 - ☐ it covers "1"s
- Prime implicant
 - ☐ larger as possible
- Essential prime implicant
 - ☐ it alone covers a "1"
- Method:
 - ☐ Grow implicants into prime implicants
 - ☐ Cover all "1" (minimize number of product terms)

Example of Implicants



Algorithm for two-level simplification

■ K-map algorithm

- Step 1: choose a "1"
- Step 2: maximize covering implicants to prime implicants
(number of elements must be a power of 2)
- Repeat Steps 1 and 2 until finding all prime implicants
- Step 3:
 - select essential implicants
- Step 4:
 - cover remaining "1" by the smallest number of prime implicants

$f(A,B,C,D) = m(4,5,6,8,9,10,13) + d(0,7,15)$

2 primes around $A'BC'D'$

2 primes around $ABC'D$

3 primes around $AB'C'D'$

2 essential primes

minimum cover (3 primes)

[Seungryoul M.: Combination Logic, KAIST 2002]

Quine-McCluskey Method

Tabular method to systematically find all prime implicants

$f(A,B,C,D) = \Sigma m(4,5,6,8,9,10,13) + \Sigma d(0,7,15)$

Stage 1: Find all prime implicants

Step 1: Fill Column 1 with ON-set and DC-set minterm indices. Group by number of 1's.

Step 2: Apply Uniting Theorem

E.g., 0000 vs. 0100 yields 0-00
0000 vs. 1000 yields -000

When used in a combination, mark with a check. If cannot be combined, mark with a star. These are the prime implicants.

Implication Table		
Column I	Column II	Column III
0000▲	0_00*	01__*
0100▲	_000*	_1_1*
1000▲	010_▲	
0101▲	01_0▲	
0110▲	100_*	
1001▲	10_0*	
1010▲	01_1▲	
0111▲	_101▲	
1101▲	011_▲	
	1_01*	
1111▲	_111▲	
	11_1▲	

Repeat until no further combinations can be made.

Stage2: Cover ON-set

[Seungryoul M.: Combination Logic, KAIST 2002]

Summary


- Boolean Algebra provides framework for logic simplification
- De Morgans transforms between gate types
- Uniting to reduce minterms
- K-maps provide visual notion of simplifications

SPS

9

Gate Logic: Two-Level Simplification

Block Diagram




Truth Table

A	B	C	D	F_1	F_2	F_3
0	0	0	0	1	0	0
		0	1	0	1	0
		1	0	0	1	0
		1	1	0	1	0
0	1	0	0	0	0	1
		0	1	1	0	0
		1	0	0	1	0
		1	1	0	1	0
1	0	0	0	0	0	1
		0	1	0	0	1
		1	0	1	0	0
		1	1	0	1	0
1	1	0	0	0	0	1
		0	1	0	0	1
		1	0	0	0	1
		1	1	1	0	0

SPS

10

Gate Logic: Two-Level Simplification



$$F_1 = A' B' C' D' + A' B C' D + A B C D + A B' C D'$$

$$F_2 = A' B' D + A' C$$

$$F_3 = B C' D' + A C' + A B D'$$

$$F_1 = F_2' \cdot F_3'$$

SPS

11

Skupinová minimalizace

- Group Minimization -

BCD-to-Seven-Segment Decoder






Figure 1.8 The logic circuit that generates the enable signal for the lowermost segment (number 3) in a seven-segment display unit.

SPS

13

BCD / 7-segment




A	B	C	D	C0	C1	C2	C3	C4	C5	C6
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	1	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	-	-	-	-	-	-	-	-
1	1	-	-	-	-	-	-	-	-	-

SPS

14

■ Implementace přes Karnaughovy mapy



Skupinová minimalizace



$C0 = A + B D + C + B' D'$
 $C1 = B' + C' D' + C D$
 $C2 = B + C' + D$
 $C3 = B' D' + C D' + B C' D + B' C$
 $C4 = B' D' + C D'$
 $C5 = A + C' D' + B D' + B C'$
 $C6 = A + C D' + B C' + B' C$

9 mintermů

+ 6 sdílených

$C0 = A + B C' D + C D + B' D' + B C D'$
 $C1 = B' D + C' D' + C D + B' D'$
 $C2 = B' D + B C' D + C' D' + C D + B C D'$
 $C3 = B' D' + B C D' + B C' D + B' D$
 $C4 = B' D' + B C D'$
 $C5 = A + C' D' + B C D' + B C' D$
 $C6 = A + B C D' + B' C + B C'$

2 mintermy v C6

+ 6 sdílených

- Karnaughovy mapy představovaly skvělý nástroj, když lidé prováděli zjednodušování logických funkcí
- Dnes sice zjednodušují počítače,...
- ...ale Karnaughovy mapy stále dovedou dát náhled na chování funkce a kvůli tomu se dodnes používají

Odkaz:

M. Karnaugh, "The Map Method for Synthesis of Combinatorial Logic Circuits", *Transactions of the American Institute of Electrical Engineers, Communications and Electronics*, Vol. 72, pp. 593-599, November 1953.

Hazard

Limits in Design
of Sequential Circuits

Hazard

hazard (noun) anglická výslovnost: haz(r)d

hazard {hra založená jen na náhodě, riskantní čin},
hazardní, hazardér, hazardovat, prohazardovat,
zahazardovat si.

Staročestina: *hazart* {druh hry v kostky}.

Přes **němčinu** ze **starofrancouštiny** *hasart*

do ní ze **španělštiny** *azar*,

a to z **arabštiny** *az-zahr* {hra v kostky}.

Nynější významy se vyvinuly ve starší francouštině a přišly k nám opět přes němčinu

Ve výpočetní technice: nežádoucí výstupní signál
logického prvku vzniklý nepřesnou synchronizací mezi
vstupními signály

LEDA etymologický slovník jazyka českého

SPS

19

Circuit's Behavior

The **steady-state behavior** of a circuit is the value of the output after the inputs have been stable for a long time.

The **transient behavior** of a circuit is the value of the output while (or soon after) the inputs change.



The **glitch** is a (often undesirable) short pulse produced in the output during a transient phase.

If a circuit has **the possibility** of producing a glitch,
the circuit has a **hazard**.

SPS

20

Example



static-1 hazard

SPS

21

Static-1 Hazard

A **static-1 hazard** is a set of two input combinations X_a and X_b such that:

- (i) X_a and X_b differ in only one input variable;
- (ii) both X_a and X_b produce a 1 output;

but it is possible for a momentary 0 to appear in the output when the input transits from X_a to X_b or from X_b to X_a

i.e., a **static-1 hazard** is a possibility of a 0 glitch when we expect a steady 1 output.

SPS

22

Static-0 Hazard

A **static-0 hazard** is a set of two input combinations X_a and X_b such that:

- (i) X_a and X_b differ in only one input variable;
- (ii) both X_a and X_b produce a 0 output;


but it is possible for a momentary 1 to appear in the output when the input transits from X_a to X_b or from X_b to X_a

i.e., a static-0 is a possibility of a 1 glitch when we expect a steady 0 output.


SPS

23

Static Hazards in Karnaugh Maps



$$F = X \cdot Z' + Y \cdot Z$$




How can we identify a static-1 hazard in this Karnaugh map?

Two adjacent 1's that are not in the same term cause a static-1 hazard.

SPS

24


Static Hazards in Karnaugh Maps



$$F = X \cdot Z' + Y \cdot Z$$

How can we eliminate the hazard?

We can add one extra term to F.




$$F = X \cdot Z' + Y \cdot Z + \textcircled{X \cdot Y}$$

Consensus Term


SPS

25

Static Hazard - Another Example 1/2



$$F = W' \cdot Z + X \cdot Z' + X' \cdot W$$




$$F = W' \cdot Z + X \cdot Z' + X' \cdot W$$

1. Write minimal form for F
2. Identify static-1 hazards
3. Eliminate static-1 hazards


SPS

26

Static Hazard - Example 2/2



$$F = W' \cdot Z + X \cdot Z' + X' \cdot W$$



$$F = W' \cdot Z + X \cdot Z' + X' \cdot W + X' \cdot W' + W \cdot Z' + X' \cdot Z$$

1. Write minimal form for F
2. Identify static-1 hazards
3. Eliminate static-1 hazards

SPS

27

Dynamic Hazards

A **dynamic hazard** is the possibility of an output changing more than once as the result of a single transition.


Dynamic hazards exist when there are **multiple paths** with **different delays** from the changing input to the changing output.

Dynamic hazards do not occur in **properly designed** two level AND-OR or OR-AND circuits.

PS: *A two level AND-OR or OR-AND circuit is properly design if a variable and its complement are never input to the same first level gate.*



Dynamic Hazard - Example 1/2




SPS



29

Dynamic Hazard - Example 2/2



A dynamic hazard occurs when oscillation may occur when a single transition is expected.

SPS



30

■ Kdy nám hazard vadí?

-> *pokud následující obvod dokáže zpracovat i krátký signál (třeba hodinový vstup), musíme odrušit hazardy synchronizací - blíže další přednášky*

LUT – Look Up Table - multiplexory v FPGA



Shannon (Boole) Cofactors

Let $f : B^n \rightarrow B$ be a Boolean function, and $x = (x_1, x_2, \dots, x_n)$ the variables in the support of f .


The **cofactor** f_a of f by a literal $a=x_i$ or $a=\bar{x}_i$ is

$$f_{x_i}(x_1, x_2, \dots, x_n) = f(x_1, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n)$$


$$f_{\bar{x}_i}(x_1, x_2, \dots, x_n) = f(x_1, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n)$$

Example:

$$f = \bar{a}\bar{b}\bar{c} + abc$$



$$f_a = bc$$



Warning: The computation of the cofactor is a fundamental operation in Boolean reasoning !!!! and one of my fundamental questions for exams:-)

SPS

33

Shannon Expansion

$$f : B^n \rightarrow B$$

Shannon Expansion:

$$f = x_i f_{x_i} + \bar{x}_i f_{\bar{x}_i}$$

Theorem: F is a cover of f . Then

$$\tilde{F} \equiv x_i F_{x_i} + \bar{x}_i F_{\bar{x}_i}$$

We say that f (F) is **expanded** about x_i .

x_i is called the **splitting** variable.

SPS

34


Shannon Expansion (cont.)

Example

$$F = ab + ac + bc$$

$$\tilde{F} = aF_a + \bar{a}F_{\bar{a}} = a(b + c + bc) + \bar{a}(bc)$$

$$= ab + ac + abc + \bar{a}bc$$



Cube bc got split into two cubes

SPS

35

Example

$$f(x_1, x_2, \dots, x_n) = x_i \cdot f(x_1, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n) + \bar{x}_i \cdot f(x_1, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n)$$

f

	$\overline{x_2}$	x_2
x_1	1	0
x_3	0	0
x_4	0	0
x_5	0	1
x_6	1	1
x_7	0	0

g

$\overline{x_2}$	0	0
x_2	0	0
x_3	0	0
x_4	0	0
x_5	1	1
x_6	1	1
x_7	1	1

h

$\overline{x_2}$	1	1
x_2	0	1
x_3	0	1
x_4	0	1
x_5	0	0
x_6	0	0
x_7	0	0

$$f = Fg + \bar{F}h$$

$$F(x_i) = x_1$$

$$g = \bar{x}_3 x_4$$

$$h = (\bar{x}_3 \bar{x}_4 + x_3 x_2)$$

SPS

36

Příklad 1/2

...rozložte funkci na jednodušší


$$\blacksquare f(x_1, x_2, \dots, x_n) = x_1' \cdot f_a(0, x_2, \dots, x_n) + x_1 \cdot f_b(1, x_2, \dots, x_n)$$

$$\begin{aligned} f(w_1, w_2, w_3) &= w_1 w_2 + w_1 w_3 + w_2 w_3 && (3 \text{ vstupová majorita}) \\ &= w_1' (w_2 w_3) + w_1 (w_2 + w_3) \end{aligned}$$

w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

w_1	f
0	$w_2 w_3$
1	$w_2 + w_3$

Rozpůlení Booleovské
krychle podle 1 proměnné





SPS

37

Příklad 2/2

$$\begin{aligned} f(w_1, w_2, w_3) &= w_1' (w_2 w_3) + w_1 (w_2 + w_3) = w_1' g + w_1 h \\ &= w_1' w_2' (w_3') + w_1' w_2' (w_3) + w_1 w_2' (w_3) + w_1 w_2 (w_3' + w_3) \end{aligned}$$




Lze snížit složitost funkce tak, aby se dala
realizovat dostupnými multiplexory, tj LUT

SPS

38


4 bitový multiplexer



Schematická
značka v FPGA

s_1	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

Pravdivostní
tabulka






Zapojení

SPS

39

Některé ASIC implementace multiplexoru




Zapojení
z hradel

SPS

40

Příklad implementace logické funkce



LUT – Look Up Table

SPS


41

LUT - Look Up Tables

- N-vstupová LUT umožňuje implementovat kombinační logiku
- LUT se programuje pomocí pravdivostní tabulky

A	B	C	D	Z
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0

Pravdivostní tabulka




SPS

42


Více o RTL syntéze

v Cyclone II



Cyclone II Logic Array


Build of LABs (logic array blocks) and reconfigurable interconnect



Cyclone II Logic Array Block (LAB)

- 16 LEs
- Local Interconnect
- LE carry chains
- Register chains
- LAB Control Signals

- 2 CLK
- 2 CLK ENA
- 2 ACLR
- 1 SCLR
- 1 SLOAD




[www.altera.com]

SPS

[Zdroj: Altera]

46

Cyclone II Logic Element (LE)



SPS

[Zdroj: Altera]

47

Závěr

- V FPGA se logické funkce generují přes tabulky
→ nelze navrhnout funkci, která by negenerovala hazard
- Obvody prosté hazardu lze navrhnout pouze v semi-programovatelných nebo uživatelských ASIC
- V FPGA se doporučuje névést výstupy z kombinačních obvodů na hodinové vstupy
- je to riskantní a neefektivní

SPS




48

Shift Registers

Shift Register

- shifting the binary information held in each cell to its neighboring cell...




Debouncing Switches

What is switch bounce?

-The non-ideal behavior of the contacts that creates multiple electrical transitions for a single user input.

Cz: bounce = odrazit, odrážet se - v logice se překládá jako zakmitávání,
debounce switch = odrušené či ošetřené tlačítko




SPS

51

Debouncing Switches

Switch bounce from a single depress/release of switches




SPS

[Source: L. Traylor: Computer Techniques, Oregon 2009]

52

Simple Debouncing DE2 - KEY[3..0]



■ RC Integrator debouncer and initiator...


After DE2 board is switched on KEY[3..0] will hold "0" state for several milliseconds until their capacitors are charged.

KEY inputs are useful for automatic initialization of your logic!

SPS


53

Flip-flop with 2bit Debouncer 1/2




SPS

54



LED Snake



■ 60LE total 4bit snake

- 33LE frequency divider
- 14LE snake with variable length from 1 to 4 bits
- 13LE logic for bounding from switches