



Dělení automatů


■ Podle realizace δ, ω

- □ paralelní (hardwarový)
 - řešeno jako logický obvod či paměť
 - výhody: rychlá reakce
 - vysoká odolnost proti vnějšímu rušení
 - nevýhody: složitější návrh pro nutnost řešit vnitřní hazardy
 - používá se v "Reconfigurable Computing"
 - řešení: pevně naprogramovaný
 - reprogramovatelný


□ sériový (softwarový)

- činnost automatu se emuluje programem
 - výhody flexibilita, univerzálnost
 - nevýhody pomalejší
 - citlivější na vnější rušení

 \Rightarrow



varianta: autonomní řadič – vstupy X={ ∅ }




 \Rightarrow

4



Kódování vstupů a výstupů řadiče

- Zpravidla nereagujeme na jakoukoliv kombinaci vstupů, ale
- Vhodně navržená zobrazení zjednoduší návrh řadiče/automatu





U automatu typu Moore w: S → Z


 \Rightarrow




Kódování u podmínkového řadiče










 \Rightarrow



Start
PC has memory address where program begins

Fetch instruction word from memory address in PC
and increment PC ← PC + 1 for next instruction

Decode and execute instruction


No
Program
complete?

STOP

Datapath and Control

- Datapath: Memory, registers, adders, ALU, and communication buses. Each step (fetch, decode, execute) requires communication (data transfer) paths between memory, registers and ALU.
- Control: Datapath for each step is set up by control signals that set up dataflow directions on communication buses and select ALU and memory functions. Control signals are generated by a control unit consisting of one or more finitestate machines.


[Nelson: Computer Architecture and Design, Auburn 2008]






Control Unit

- The control unit connects programs with the datapath.
 - ☐ It converts program instructions into control words for the datapath,
 - ☐ It executes program instructions in the correct sequence.
 - □ It generates the "constant" input for the datapath.
- The datapath also sends state information back to the control unit. For instance, the ALU status bits V, C, N, Z (overflow, carry, negative, zero) can be inspected by branch instructions to alter a program's control flow.





RISC is an acronym for *reduced instruction set computer*, as contrasted with *complex instruction set computer*, or CISC. Modern computers are typically blends of these two design styles.


- 1. Load/store memory access
- 2. Single instruction length
- 3. Only elementary operations
- 4. Operations require single pass through pipeline

RISC Single Cycle Implementation State element Clock Cycle Clock Cycle


- **≻Typical execution:**
 - >read contents of some state elements,
 - **≻**send values through some combinational logic
 - >write results to one or more state elements
- > Using a clock signal for synchronization
- > Edge triggered methodology

RISC Nios II


- Altera's Second Generation Soft-Core 32 Bit RISC Microprocessor
 - Nios II Plus All Peripherals Written In HDL
 - Can Be Targeted For All Altera FPGAs
 - Synthesis Using Quartus II Integrated Synthesis



Nios II/s: DE2 Media Computer Host computer




11




```
Více hodin
--Syntakticky správný kód!
library ieee; use ieee.std_logic_1164.all;
entity multiEdge is port (SW_0, SW_1, SW_2: in std_logic;
                            LEDR_0 : buffer std_logic);
end entity;
architecture rtl of multiEdge is
   process (SW_0, SW_1, SW_2)
   begin
        if rising_edge(SW_0) then LEDR_0<= not LEDR_0; end if;</pre>
        if rising_edge(SW_1) then LEDR_0<= not LEDR_0; end if;
        if rising_edge(SW_2) then LEDR_0<= not LEDR_0; end if;</pre>
   end process;
end rtl;
              Error (10820): Netlist error at multiEdge.vhd(18):
              can't infer register for LEDR_0 because its behavior
              depends on the edges of multiple distinct clocks
              Obvod si tedy vyřešíme superprocesorem!
                                                                             \Rightarrow
```

12









Algorithm of 42

- Desing 42

1 bits processors?

logic control in industry







[http://www.motorola.com/]





Industrial Programming Languages




We begin by programming a debug version...













Accumulator


...A <u>1-operand machine</u>, or a CPU with *accumulator-based* architecture, is a kind of CPU where, although it may have several registers, the **CPU mostly stores the results of** calculations in one special register, typically called "the accumulator". Many <u>microcontrollers</u> still popular as of 2010 (such as the <u>68HC12</u>, the <u>PICmicro</u>, the <u>8051</u> and several others) are basically accumulator machines...


[http://en.wikipedia.org/wiki/Accumulator_(computing)]



				Us	age o	f Memo	ry
M[0]	0	M[16]	T]		
M[1]	accumulator	M[17]					
M[2]		M[18]					
M[3]		M[19]					
M[4]	sw0_t0	M[20]					
M[5]	sw0_t1	M[21]					
M[6]	sw0_t2	M[22]					
M[7]	led_mem	M[23]					
M[8]		M[24]	LEDG[0]				
M[9]		M[25]					
M[10]		M[26]					
M[11]		M[27]			1		
M[12]		M[28]	SW[0]		1		
M[13]		M[29]					
M[14]		M[30]]		
M[15]		M[31]			1		







Usage of memory and registers	Usage	of memo	ory and	registers
-------------------------------	-------	---------	---------	-----------

MIOI	r0	0
M[0]	10	0
M[1]	r1	acc – accumulator /
		at - assembler temporary
M[2]	r2	
M[3]	r3	
M[4]	r4	sw0_t0
M[5]	r5	sw0_t1
M[6]	r6	sw0_t2
M[7]	r7	led_mem
M[8]	r8	
M[9]	r9	
M[10]	r10	
M[11]	r11	
M[12]	r12	
M[13]	r13	
M[14]	r14	
M[15]	r15	

M[16]	
M[17]	
M[18]	
M[19]	
M[20]	
M[21]	
M[22]	
M[23]	
M[24]	LEDG[0]
M[25]	
M[26]	
M[27]	
M[28]	SW[0]
M[29]	_
M[30]	
M[31]	







Registers

In <u>computer architecture</u>, a **processor register** is a small amount of <u>storage</u> available as part of a <u>CPU</u> or other digital processor. Such registers are (typically) addressed by mechanisms other than <u>main memory</u> and can be accessed more quickly. Almost all computers, <u>load-store architecture</u> or not, load data from a larger memory into registers where it is used for arithmetic, manipulated, or tested, by some <u>machine instruction</u>...

[See: http://en.wikipedia.org/wiki/Processor_register]

[Cz: viz http://cs.wikipedia.org/wiki/Registr_procesoru]







Jumps addressing modes

- |jump| address | (Effective PC address = address) The effective address for an absolute instruction address is the address parameter itself with no modifications.
- |jump| offset | jump relative (Effective PC address = next instruction address + offset, offset may be negative) The effective address for a PC-relative instruction address is the offset parameter added to the address of the next instruction. This offset is usually signed to allow reference to code both before and after the instruction.
- This is particularly useful in connection with jumps, because typical jumps are to nearby instructions (in a high-level language most if or while statements are reasonably short). Measurements of actual programs suggest that an 8 or 10 bit offset is large enough for some 90% of conditional jumps.
- Another advantage of program-relative addressing is that the code may be <u>position-independent</u>, i.e. it can be loaded anywhere in memory without the need to adjust any addresses.

See http://en.wikipedia.org/wiki/Addressing_mode

Instruction of 1bit Processor ALU r1 ← M[address]; ST $r1 \rightarrow M[address];$ r1 ← r1 and M[address] AND OR r1 ← r1 or M[address] PC ← PC+1+address if r1 ='1' **BNE** PC ← address **JMPI** r1 ← not r1 NOT NOP nic

Similarly with NIOS II assembler, we will write:

- M[address] as address(r0), which determines M[address+r0], r0 always =0
- In NIOS, missing 'NOT' instruction can be calculated as NOR instruction $r1 \leftarrow (r1 \text{ nor } r0)$; r0 always = 0

Instruction	1bit Processor	· ALU
		, ,


LD r1, address(r0) **ST** r1, address(r0)

AND r1, address(r0) **OR** r1, address(r0)

BNE address JMPI address

NOT NOP





In the next slides, we use more transparent MOV shortcut that is similar to NIOS II pseudo-instruction MOV

our MOV

 $MOV rN, rM \equiv LD r1, rM; ST r1, rN$

NIOS II MOV

 $MOV rN, rM \equiv ADD rM, rN, r0 ; \equiv rN \leftarrow rM + 0$

Note: In NIOS, pseudo-instructions are used in assembly source code like regular assembly instructions. Each pseudo-instruction is implemented at the machine level using an equivalent instruction, or a sequence of several instructions

[NIOS II Reference Handbook (file: n2cpu_nii5v1.pdf) page 8-4]

Program for 42

LABEL0:--IX0-shift reg...

MOV r5, r6;

MOV r4, r5;

LD r1, 28(r0); ST r1, r4;

--IX0-REDGE..

LD r1, r6; NOT;

AND r1, r5

AND r1, r4

BNE LABEL1

-- negate LED

LD r1, r7; NOT;

ST r1, r7;

ST r1, 24(r0);

LABEL1: JMPI LABEL0

ABEL0:--IX0-shift reg...

 $M[1] \leftarrow M[5]; M[1] \rightarrow M[6]$

 $M[1] \leftarrow M[4]; M[1] \rightarrow M[5]$ $M[1] \leftarrow M[28]; M[1] \rightarrow M[4]$

--IX0-REDGE...

 $M[1] \leftarrow M[6]; M[1] \leftarrow not M[1]$

 $M[1] \leftarrow M[1]$ and M[5]

 $M[1] \leftarrow M[1]$ and M[4]

if M[1]<>'0' then PC←LABEL1

-- negate LED

M[1] ← M[7]; M[1]←not M[1]


 $M[1] \rightarrow M[7]$


 $M[1] \rightarrow M[24]$


LABEL1: PC ← LABEL0


Algorithm of 42


- Designing Instruction Set












Algorithm of 42 - VHDL code



Example of Package

```
package my_package is
       type binary is (on, off);
       constant pi : real := 3.14;
       procedure add_bits3 (signal a, b, en : in bit;
       signal temp_result, temp_carry : out bit);
end my_package;
package body my_package is
   procedure add_bits3 (signal a, b, en : in bit;
                         signal temp_result, temp_carry : out bit) is
   begin
       temp_result <= (a xor b) and en;
       temp_carry <= a and b and en;
   end add_bits3;
end my_package;
          The package body contains subprogram bodies and
          other declarations not intended for use by other
          VHDL entities
```

Package

How to use?

* A package is made visible using the *use* clause.

use WORK.my_package.binary, WORK.my_package.add_bits3;
... entity declaration ...
... architecture declaration ...

use the binary and add_bits3 declarations

use WORK.my_package.all; ... entity declaration architecture declaration ...

-use all of the declarations in package my_package

Codes of Instruction of 1bit Processor 42

"001"+address LD r1 \leftarrow M[address];
"010"+address ST r1 \rightarrow M[address];
"100"+address AND r1 \leftarrow r1 and M[address]
"101"+address OR r1 \leftarrow r1 or M[address]
"110"+address BNE PC \leftarrow PC+1+address if r1 ='1'
"111"+address JMPI PC \leftarrow address
"000"+"00001" NOT r1 \leftarrow not r1
"000"+"00000" NOP nic

Note:

MOV – assembler pseudo instruction MOV rN, rM \equiv LD r1, rM; ST r1, rN

31

```
Our Package - Declaration Section
library IEEE;use IEEE.std_logic_1164.all;
package cpu_definition is
 subtype t_word is std_logic_vector(7 downto 0);
 subtype t_opcode is std_logic_vector(2 downto 0);
 subtype t_address is std_logic_vector(4 downto 0);
 constant OPNOP: t_opcode:="000"; constant OPNOT: t_word:=OPNOP & "00001";
 constant OPLOAD: t_opcode:="010"; constant OPSTORE: t_opcode:="011";
 constant OPAND: t_opcode:="100"; constant OPOR: t_opcode:="101";
 constant OPJMP: t_opcode:="110"; constant OPBRNE: t_opcode:="111";
-- assembler function Declaration
 type t_register is (r0,r1,r2,r3,r4,r5,r6,r7,r8,r9,r10,r11,r12,r13,r14,r15);
function asmLOAD(operand:t_ioadress) return t_word;
function asmLOAD(operand:t_register) return t_word;
--followindeclarations.....
end package cpu_definition;
                                                                                \Rightarrow
```


Our Package — Definitions package body cpu_definition is -- internal functions function decodeOperand(addr:t_ioadress) return t_address is begin return std_logic_vector(to_unsigned(addr,5)); end; function decodeOperand(regdef:t_register) return t_address is begin return '0' &std_logic_vector(to_unsigned(t_register'POS(regdef),4)); end; -- implementations of declared functions function asmLOAD(operand:t_ioadress) return t_word is begin return OPLOAD & decodeOperand(operand); end; function asmLOAD(operand:t_register) return t_word is begin return OPLOAD & decodeOperand(operand); return result; end; -- following definitions....... end package body cpu_definition;


```
PC.vhld
architecture rtl of PC is
signal count : t_address :=(others => '0');
                                                     commandPC[1..0] addr[4..0]
                                                    jumpaddr[4..0]
process (clock, reset) is begin
                                                     clock
 if reset = '0' then count <= (others => '0');
                                                     reset
 elsif rising_edge(clock) then
   case commandPC is
    when pc_Jmp => count<=jumpaddr;
    when pc_Br =>
      if jumpaddr(jumpaddr'HIGH)='1' then
       -- count <= count+1-jumpaddr -- not X=-X-1
       count <= count-(not jumpaddr(jumpaddr'HIGH-1 downto 0));</pre>
        else count<=count+1+jumpaddr; end if;
    when others => count<= count + 1;
    end case:
 end if;
end process:
addr<=count; end architecture rtl;
```

```
ROM - VHDL
library ieee;use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;use IEEE.std_logic_unsigned.all;
use WORK.cpu definition.all;
entity single_port_rom is port (addr: in t_address;q: out t_word);
end entity;
architecture rtl of single_port_rom is
type memory_t is array(0 to 31) of t_word;
constant rom : memory t := (
  asmLOAD(r5), --
  asmSTORE(r6), -- 1.
-- ......
  others => (others=>'0')
                 );
begin
   q <= rom(conv_integer(addr));</pre>
end rtl;
                                                                       \Rightarrow
```


```
ROM VHDL
                        asmLOAD(r6),
                                        --6
constant rom:
                                        --7
 memory_t := (
                        asmNOT,
                        asmAND(r5),
                                        --8
                                        --9
                        asmAND(r4),
 asmLOAD(r5),
                 --0
                        asmNOT,
                                        --10
 asmSTORE(r6),
                --1
                        asmBNE(4),
                                        --11
 asmLOAD(r4),
                 --2
 asmSTORE(r5),
                                        --12
                        asmLOAD(r7),
 asmLOAD(28),
                                        --13
                        asmNOT,
 asmSTORE(r4), --5
                        asmSTORE(24),
                                        --14
                        asmSTORE(r7),
                                        --15
                        asmJMP(0),
                                        --16
                        others => (others=>'0') );
```

```
ALU
library IEEE; use IEEE.std logic 1164.all;
use IEEE.std_logic_arith.all;use IEEE.std_logic_unsigned.all;
use WORK.cpu_definition.all;
entity ALU is port ( commandALU : t_commandALU; reg1, oper2 : in std_logic;
      result : out std_logic);
end entity ALU;
architecture rtl of ALU is
begin with commandALU select
            result <= reg1 when aluReg1,
            (not reg1) when aluNotReg1,
            oper2 when aluOPER2,
            (reg1 and oper2) when aluAND,
            (reg1 or oper2) when aluOR,
            '0' when others:
                                                                            \Rightarrow
end architecture rtl;
```







asmLOAD(28) = LD r1,28(r0)




asmSTORE(r6) = ST r1, r6




asmSTORE(24) = ST r1, 24(r0)




asmNOT = NOT r1




asmAND(r6) = AND r1, r6



asmJMP(r6) = JMPI 0









Algorithm of 42

- Extending memory



1.1				
				ROM
constant rom: memory_t := asmLOAD(r5), asmSTORE(r6), asmLOAD(r4), asmSTORE(r5), asmLOAD(28), asmSTORE(r4), asmLOAD(r9), asmSTORE(r10), asmSTORE(r10), asmSTORE(r9), asmSTORE(r9), asmSTORE(r8), asmSTORE(r8), asmLOAD(r12), asmSTORE(r13), asmLOAD(r11), asmSTORE(r12), asmSTORE(r12), asmLOAD(30), asmSTORE(r11),	01 23 4 5 6 7 8 9 10 11 12 13 14 15 16 17.	asmLOAD(r6), asmNOT, asmAND(r5), asmAND(r4), asmBNE(11), asmLOAD(r10), asmNOT, asmAND(r8), asmAND(r8), asmBNE(6), asmLOAD(r13), asmNOT, asmAND(r11), asmAND(r11), asmNOT, asmAND(r11), asmNOT, asmBNE(4), asmLOAD(r7), asmSTORE(24), asmSTORE(24), asmSTORE(r7), asmJMP(0), others => (others=>'0')	18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38.	
		,,		



PC of Extended42 architecture rtl of PC is signal count : t_word:=(others => '0'); commandPC[1..0] addr[7..0] begin jumpaddr[4..0] process (clock, reset) is begin clock if reset = '0' then count <= (others => '0'); reset elsif rising edge(clock) then case commandPC is when pc_Jmp => count<=jumpaddr & "000"; when pc_Br => if jumpaddr(jumpaddr'HIGH)='1' then -- count <= count+1-jumpaddr -- not X=-X-1 count <= count-(not jumpaddr(jumpaddr'HIGH-1 downto 0));</pre> else count<=count+1+jumpaddr; end if; when others => count<= count + 1; end case: JMPI requires now end if: label with 8 bit end process; addr<=count; end architecture rtl; memory alignment




Memory Alignment


A <u>memory</u> address <u>addr</u>, is said to be n-byte aligned when n is a power of two and <u>addr</u> is a multiple of n <u>bytes</u>. In this context a byte is the smallest unit of memory access, i.e. each memory address specifies a different byte. An n-byte aligned address would have log2(n) least-significant zeros when expressed in <u>binary</u>.

The alternate wording b-bit aligned designates a b/8 byte aligned address (ex. 64-bit aligned is 8 bytes aligned).


[http://en.wikipedia.org/wiki/Data_structure_alignment]

Jump requires label with 8 byte alignment





r29



Programming NIOS

r31


r30

in GNU assembler


http://tigcc.ticalc.org/doc/gnuasm.html http://sources.redhat.com/binutils/docs-2.12/as.info/


by Altera monitor - lieratura on DVD


- · Doporuceno_Altera_Monitor_Program_Tutorial.pdf
- m2cpu_nii5v1.pdf instruction set reference



Literatura on DVD: DE2_Media_Computer.pdf







L			NIOS	DE2 Med	dia Computer
	(Start-address	End-address	Element	Size
	[100 110]	0x00000000	0x007FFFFF	SDRAM	8 MB synchron. DRAM
<u>m</u>	128 MB {				120 MB
256 MB	16 MB {	0x08000000	0x0807FFFF	RAM	512 kB VGA pixel buffer
25	IOMB				15,5 MB
	112 MB	0x09000000	0x09001FFF	On-chip-RAM	8 kB VGA char. buffer
	(''Z WIB (111,92 MB
		0x10000000	0x10000003	LEDR	4 bytes-write-only
		0x10000010	0x10000013	LEDG	4 bytes-write-only
		0x10000020	0x10000023	HEX3_HEX0	4 bytes-write-only
		0x10000030	0x10000033	HEX7_HEX4	4 bytes-write-only
		0x10000040	0x10000043	SW	4 bytes-read-only
		0x10000050	0x1000005F	KEY_BASE	4 bytes data +12 bytes control
		other I/O			

Wiki: Memory Mapped IO

Memory-mapped I/O (MMIO) and port I/O (also called isolated I/O or port-mapped I/O abbreviated PMIO) are two complementary methods of performing input/output between the CPU and peripheral devices in a computer. An alternative approach, not discussed here, is using dedicated I/O processors — commonly known as channels on mainframe computers — that execute their own instructions.

Memory-mapped I/O (not to be confused with memory-mapped file I/O) uses the same address bus to address both memory and I/O devices – the memory and registers of the I/O devices are mapped to (associated with) address values. So when an address is accessed by the CPU, it may refer to a portion of physical RAM, but it can also refer to memory of the I/O device. Thus, the CPU instructions used to access the memory can also be used for accessing devices. Each I/O device monitors the CPU's address bus and responds to any CPU access of an address assigned to that device, connecting the data bus to the desired device's hardware register. To accommodate the I/O devices, areas of the addresses used by the CPU must be reserved for I/O and must not be available for normal physical memory. The reservation might be temporary — the Commodore 64 could bank switch between its I/O devices and regular memory — or permanent.

Port-mapped I/O often uses a special class of CPU instructions specifically for performing I/O. This is found on <a href="Intelligent Intelligent Inte

[http://en.wikipedia.org/wiki/Memory-mapped_I/O]

NIOS: Common Register Usage in &

Reg	Name	Normal usage
r0	zero	0x0000_0000
r1	at	Assembler Temporary
r2		Return Value (least-significant 32 bits)
r3		Return Value (most significant 32 bits)
r4		Register Arguments (First 32 bits)
r5		Register Arguments (Second 32 bits)
r6		Register Arguments (Third 32 bits)
r7		Register Arguments (Fourth 32 bits)
r8		Caller-Saved
r9		General-Purpose Registers
r10		
r11		
r12		
r		
r1 ⁴	1	
25	X	
	1	

Reg	Name	Normal usage		
r16		Callee-Saved		
r17		General-Purpose	K	
r18		Registers		
r19				
r20			r	
r21			٨	
r22				
r23			K	
r24	et	Exception Temporary	П	
r25	bt	Break Temporary	U	
r26	gp	Global Pointer		
r27	sp	Stack Pointer	V	
r28	fp	Frame Pointer	V	
r29	ea	Exception Return	V	
r30	ba	Address Break Return Address)	
r31	ra	Return Address		

W

Data Types in Instructions

NIOS II registers hold 32-bit (4-byte) words.

Other common	data sizes	include by	yte and hal	fword.
--------------	------------	------------	-------------	--------


Byte = 8 bits - example: Idb / Idbu - load byte extend signed/unsigned

Halfword = 2 bytes example: - Idh / Idhu - load halfword extend signed/unsigned

Word = 4 bytes - example: - Idw - load word

Doubleword = 8 bytes - user defined instructions only

 \Rightarrow







Sign Extension Example in C

short int x = 15213;
int ix = (int) x;
short int y = -15213;
int iy = (int) y;

	Decimal	Hex				Binary			
Х	15213			3В	6D			00111011	01101101
ix	15213	00	00	C4	92	00000000	00000000	00111011	01101101
У	-15213			C4	93			11000100	10010011
iy	-15213	FF	FF	C4	93	11111111	11111111	11000100	10010011





Some GNU assembler directives

.include insert another file

.text this directive tells the assembler to place the following

statements at the end of the code section

.global this directive makes the symbol visible to the program

loading instructions into memory.

.data this directive tells the assembler to place the following

statements at the end of the data section.

.equ this directive set the value of a symbol.

.word this directive is used to set the content of memory

locations to the specified value.

.end Marks the end of current assembly program.





.equ IOBASE, 0x10000000

.equ LEDG, 0x10

.equ SW, 0x40

.text -- section of code

.global _start - entry point

_start:

movia r8, IOBASE

mov r7, zero /* zero = r0 = 0 */

100



Edge Detector - Full Source Code


```
LOOP:
     mov r6, r5
    mov r5, r4
    Idwio r4, SW(r8)
                                    LD r1,28(r0); ST r1,r4
     nor
           r1, r6, r0 /* r1:=not r6*/
     and
          r1, r1, r5
     and r1, r1, r4
     beg r1, r0, LOOP
     addi r1, r0, 1 /* r1:=1*/
           r7, r7, r1
    xor
     stwio r7, LEDG(r8)
           LOOP
.end
```

101

VHDL 32 bit edge detector

```
library ieee; use ieee.std_logic_1164.all;
entity re32d2 is port(data : in std_logic_vector(31 downto 0);
                     clk : in std_logic; q : out std_logic);
end entity;
architecture rtl of re32d2 is
signal r15, r16, r17: std_logic_vector(31 downto 0); --the shift register
signal r18: std_logic:='0'; --output flip-flop
begin
  process (clk)
  begin
     if (rising edge(clk)) then
          if((r15 and r16 and (not r17))/=X"00000000") then r18<=not r18;
          r17<=r16; r16<=r15; r15<=data; --shift
     end if;
  end process;
  q<=r18; --write output
                                                                       102
end rtl;
```





DEMO VGA program


```
.equ PIXELBUF,0x8000000 /* end = 0x803BE7E */
.equ PIXEL_X_END,319 /* width 0..319 */
.equ PIXEL_Y_END,239 /* height 0..239 */
.equ RED, 0xF800 /* 5 bit red */
.equ GREEN, 0x7E0 /* 6 bit green */
.equ BLUE, 0x1F /* 5 bit blue */
.equ YSHIFT,9
.equ XYSHIFT,1

.text

.global_start
_start:
    movia r8, PIXELBUF /* video memory */
    mov r10, r0 /* X */
    movia r13, BLUE

LOOP:
/* pack y-x into address in PIXELBUF */
    slli r12, r11, YSHIFT /* shift left logical */
    or r12, r12, r10
    slli r12, r12, r12, r8 /* add PIXEL BUFFER */
```

```
/* we create color frame for proving correct ranges of x-y loop */ movia r13, BLUE /* 0 column blue */
        beq r10, r0, NOWHITE /* branch if r10=r0 */
        movia r13, GREEN
movia r9, PIXEL_X_END /* x-last column green */
         beq r10, r9, NOWHITE
        movia r13, RED
                                        /* 0 line red */
        beq r11, r0, NOWHITE
        movia r13, RED | GREEN
movia r9, PIXEL_Y_END
                                                           /* the last line yellow */
         beq r11, r9, NOWHITE
        movia r13, RED | GREEN | BLUE/* white color */
NOWHITE:
        sth r13, 0(r12) /* store pixel */ addi r10, r10, 1 /* increment x */
       addi r10, r10, 1 /* increment x */
movia r9, PIXEL_X_END
bleu r10, r9, LOOP
mov r10, r0 /* next line, x=0 */
addi r11, r11, 1 /* increment line */
movia r9, PIXEL_Y_END
bleu r11, r9, LOOP
NP-
STOP:
       br STOP /* You flag is finished. */
```



.end

106