



Quine-McCluskey Method Tabular method to systematically find all prime implicants **Implication Table** $f(A,B,C,D) = \Sigma m(4,5,6,8,9,10,13) + \Sigma d(0,7,15)$ Column I Column II Column III Stage 1: Find all prime implicants 0000 0 00* 01__* Step 1: Fill Column 1 with ON-set and 000* DC-set minterm indices. Group 01004 _1_1* by number of 1's. 10004 010_^ 01 OA Step 2: Apply Uniting Theorem 100_* 01014 E.g., 0000 vs. 0100 yields 0-00 0000 vs. 1000 yields -000 01104 10_0* 1001 1010 01 14 When used in a combination, mark with a check. If cannot be _101 🛦 011_ ^ 1_01* combined, mark with a star. These 01114 are the prime implicants. 11014 11114 111 * <u>11_1</u> ∧ Repeat until no further combinations can be made. Stage2: Cover ON-set [Seungryoul M.: Combination Logic, KAIST 2002] SPS


Summary


- Boolean Algebra provides framework for logic simplification
- De Morgans transforms between gate types
- Uniting to reduce minterms
- K-maps provide visual notion of simplifications


SPS

















Závěr

- Karnaughovy mapy představovaly skvělý nástroj, když lidé prováděli zjednodušování logických funkcí
- Dnes sice zjednodušují počítače,...
- ...ale Karnaughovy mapy stále dovedou dát náhled na chování funkce a kvůli tomu se dodnes používají

Odkaz:

M. Karnaugh, "The Map Method for Synthesis of Combinatorial Logic Circuits", *Transactions of the American Institute of Electrical Engineers, Communications and Electronics*, Vol. 72, pp. 593-599, November 1953.

 \Rightarrow

17

Hazard

Limits in Design of Sequential Circuits

Hazard

hazard (noun) anglická výslovnost: haz(r)d

hazard {hra založená jen na náhodě, riskantní čin}, hazardní, hazardér, hazardovat, prohazardovat, zahazardovat si.

Staročeština: hazart {druh hry v kostky}.

Přes **němčinu** ze **starofrancouštiny** *hasart* do ní ze **španělštiny** *azar*,

a to z **arabštiny** az-zahr {hra v kostky}.

Nynější významy se vyvinuly ve starší **francouštině** a přišly k nám opět přes **němčinu**

Ve výpočetní technice: nežádoucí výstupní signál logického prvku vzniklý nepřesnou synchronizací mezi vstupními signály

LEDA etymologický slovník jazyka českého

SPS

Circuit's Behavior

The **steady-state behavior** of a circuit is the value of the output after the inputs have been stable for a long time.


The **transient behavior** of a circuit is the value of the output while (or soon after) the inputs change.


The **glitch** is a (often undesirable) short pulse produced in the output during a transient phase.

If a circuit has the possibility of producing a glitch, the circuit has a hazard.


→


SP







A static-0 hazard is a set of two input combinations X_a and X_b such that: (i) X_a and X_b differ in only one input variable; (ii) both X_a and X_b produce a 0 output; but it is possible for a momentary 1 to appear in the output when the input transits from X_a to X_b or from X_b to X_a i.e., a static-0 is a possibility of a 1 glitch when we expect a steady 0 output.









Dynamic Hazards


A **dynamic hazard** is <u>the possibility</u> of an output changing more than once as the result of a single transition.


Dynamic hazards exist when there are multiple paths with different delays from the changing input to the changing output.

Dynamic hazards do not occur in properly designed two level AND-OR or OR-AND circuits.

PS: A two level AND-OR or OR-AND circuit is properly design if a variable and its complement are never input to the same first level gate.

 \Rightarrow






Závěr

- Kdy nám hazard vadí?
- -> pokud následující obvod dokáže zpracovat i krátký signál (třeba hodinový vstup), musíme odrušit hazardy synchronizací blíže další přednášky

 \Rightarrow

SP




Shannon (Boole) Cofactors


Let $f:B^n\to B$ be a Boolean function, and x= (x1, x2, ..., xn) the variables in the support of f.

The cofactor f_a of f by a literal $a=x_i$ or $a=x_i$ is

$$\begin{array}{l} f_{x_i} \; (x_1, \, x_2, \, \ldots, \, x_n) = f \; (x_1, \, \ldots, \, \, x_{i-1}, \, 1, \, x_{i+1}, \ldots, \, x_n) \\ f_{x_i} \; (x_1, \, x_2, \, \ldots, \, x_n) = f \; (x_1, \, \ldots, \, \, x_{i-1}, \, 0, \, x_{i+1}, \ldots, \, x_n) \end{array}$$

Example:





Warning: The computation of the cofactor is a fundamental operation in Boolean reasoning !!!! and one of my fundamental questions for exams:-)

SPS

Shannon Expansion

 $f: B^n \to B$

Shannon Expansion:

$$f = x_i f_{x_i} + \overline{x}_i f_{\overline{x}_i}$$


Theorem: F is a cover of f. Then


$$\tilde{F} \equiv X_i F_{X_i} + \overline{X}_i F_{\overline{X}_i}$$


We say that f(F) is **expanded** about x_i . x_i is called the **splitting** variable.


SP


34


































Závěr

- V FPGA se logické funkce generují přes tabulky
 nelze navrhnout funkci, která by negenerovala hazard
- Obvody prosté hazardu lze navrhnout pouze v semi-programovatelných nebo uživatelských ASIC
- V FPGA se doporučuje nevést výstupy z kombinačních obvodů na hodinové vstupy je to riskantní a neefektivní

SDS 4

