





Struktury počítačových systémů

Přednáší: Richard Šusta




ČVUT-FEL v Praze – kód předmětu A0B35SPS

Quartus Latch







Alternatives in schematics



Latch – Flip-flop v angličtině

- **Latch** – někdy i jako "level triggered flip-flop"
 (původně petlice, závora, západka -> západkové relé, první elektrický paměťový prvek)
 = jednobitová paměť bez hodinového signálu,
 český termín: úrovnňový klopný obvod,
 přehled: [http://en.wikipedia.org/wiki/Latch_\(electronics\)](http://en.wikipedia.org/wiki/Latch_(electronics))
- **Flip-flop** – (původně přemet nazad, obrat o 180 stupňů)
 = klopný obvod řízený hodinovým signálem,
 přehled: [http://en.wikipedia.org/wiki/Flip-flop_\(electronics\)](http://en.wikipedia.org/wiki/Flip-flop_(electronics))
Pozn. Odpovídající česká wiki-stránka nerozlišuje mezi latch a flip-flop






Synchronous Counters


Synchronous Counters

- To eliminate the "ripple" effects, use a common clock for each flip-flop and a combinational circuit to generate the next state.
- For an up-counter, use an incrementer =>



Synchronous Counters

- Learn to read schematics - inputs of synchronous counters




SPS

Example

Design synchronous divider by 5


Result: Synchronous Counter 5 / Divider 5



- All output clock transitions happen at the same time.
- Clocks are connected together.
- Input connections are more complicated.

SPS

Time Simulation




- Synchronous flip-flop receive clock request to change their outputs at one instance of time but they certainly change them at very near instances of time.


SPS

Cascading Counters

- Asynchronous: Main Scale Bit (QD) of a lower counter is usually connected to the clock of a higher counter




- Synchronous: common clock + carry/borrow propagation logic




Chaining 1 bit Synchronous Counters

ripple carry logic



- Clocks are connected together.
- All output clock transitions happen at the same time.
- Ripple Carry
- Input connections are more complicated.

Counter with Carry Look-ahead



- Carries sent forward to eliminate carry propagation delay.
- In large counters, carry logic becomes major part of counter complexity.

Cascading Counters


- Cascading of synchronous counters can be performed by many ways, see next slides, e.g.
 - Carry/Borrow (74192, 74193),
 - MinMax + Ripple Carry (74190),
 - Common Clk + ENT/ENP gates (74162)

Cascading Decadic Counters 74192

by propagating carry/borrow

One clock input only can be in "0" !


Notice clear on "1" !



SPS

Cascading Decadic Counters 74162


with ripple mode of carry



SPS

Advance Cascading Decadic Counters 74162

with the carry look-ahead



Synchronous Counter/Divider

- Outputs can appear in different times...
- Some possible changes of outputs
 - 1110→0001
 - 1110→1111→0001
 - 1110→1111→1101 →0101→0001
 - 1110→1010→1100 →0000→0001
 - 1110
 - any outputs from 0000 to 1111 are possible→
 - 0001

It is impossible to designed hazard free combination circuits for outputs of synchronous counters.

Decadic Counter 74192 with Asynchronous Clear

"Suicide" counter

...but asynchronous clear can cause random hazards, especially on higher frequencies

Asynchronous clear surely resets all flip-flops to 0, i.e. kills them all to 0, but the designer's job may be dead as well!


SPS

Cascading decadic counters 74162 with much better synchronous clear

Now, we must test 5 for dividing by 6!


SPS

Clock into dividers = 10 MHz - simulation



The both dividers beautifully divide by 6 in simulations...


Clock into dividers = 10 MHz - Reality



Left - 162 with synchronous clear | Right 192 with asynchronous clear

Clock 50 MHz


The both dividers give false outputs even in simulations.



Max2 library has 25 MHz frequency limit

Minimization

of Logic Functions



C++ Analogy

```

bool * decoder(int addr)
{
    bool out [4];
    switch(addr&3)
    {
        case 0: out[0]=true; out[1]=false; out[2]=false; out[3]=false; break;
        case 1: out[0]=false; out[1]=true; out[2]=false; out[3]=false; break;
        case 2: out[0]=false; out[1]=false; out[2]=true; out[3]=false; break;
        case 3: out[0]=false; out[1]=false; out[2]=false; out[3]=true; break;
    }
    return out;
}


bool * demultiplexer(int addr, int enable)
{
    bool out [4];
    switch(addr&3)
    {
        case 0: out[0]=enable; out[1]=false; out[2]=false; out[3]=false; break;
        case 1: out[0]=false; out[1]=enable; out[2]=false; out[3]=false; break;
        case 2: out[0]=false; out[1]=false; out[2]=enable; out[3]=false; break;
        case 3: out[0]=false; out[1]=false; out[2]=false; out[3]=enable; break;
    }
    return out;
}

bool multiplexer(int addr, bool x[4])
{
    switch(addr&3)
    {
        case 0: return x[0]; case 1: return x[1];
        case 2: return x[2]; case 3: return x[3];
    }
}
    
```

SPS

Boolean cubes

- n input variables = n-dimensional "cube"




SPS

31

Minimization in Boolean Cubes

Sub-cubes of on nodes can be used for simplification.
On-set – filled-in nodes, off-set – empty nodes



Uniting theorem

$$ab + ab' = a$$


SPS

32

Mapping truth tables onto Boolean cubes

- **Uniting theorem** combines two "faces" of a cube into a larger "face"
- Example:

A	B	F
0	0	1
0	1	0
1	0	1
1	1	0




Uniting theorem

$$a'b' + ab' = b'$$

SPS

33

Sčítacka




Jednabitová
úplná sčítacka

SPS

Příklad návrhu: Sčítačka na krychli

Jednabitová úplná sčítačka

A	B	Cin	Cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1





$$Cout = B.Cin + A.B + A.Cin$$

SPS

35

Karnaugh maps


- Flat map of Boolean cube
- Wrap-around at edges
 - Wrap from first to last column
 - Wrap top row to bottom row



SPS

36

Karnaugh map versus cube



■ Numbering scheme based on Gray-code

- e.g., 00, 01, 11, 10
- Only a single bit changes in code for adjacent map cells

		A			
		00	01	11	10
C	0	0	2	6	4
	1	1	3	7	5

B

		A			
		0	2	6	4
C	0	0	2	6	4
	1	1	3	7	5

B

		A			
		0	4	12	8
C	0	0	4	12	8
	1	1	5	13	9
C	2	2	6	14	10
	3	3	7	15	11

B

$13 = 1101 = ABC'D$

Příklad: Karnaughova mapa a logická tabulka

dcba	Y	d c b a				Y			
0000	0								
0001	0								
0010	1								
0011	1								
0100	0								
0101	0								
0110	0								
0111	0								
1000	0								
1001	0								
1010	0								
1011	0								
1100	0								
1101	0								
1110	0								
1111	0								

d c b a				Y			
0000	0010	0011	0001	0	1	1	0
0100	0110	0111	0101	0	0	0	0
1100	1110	1111	1101	0	0	0	0
1000	1010	1011	1001	0	0	0	0

$$F = \bar{d}.\bar{c}.b.a + \bar{d}.\bar{c}.b.\bar{a} = \bar{d}.\bar{c}.b.(a + \bar{a}) = \bar{d}.\bar{c}.b$$

SPS

39

Příklady Karnaughových map

		A	
C	B	0	1
	B	0	1

$$G(A,B,C) = A$$

		A	
C	B	1	0
	B	0	1

$$F(A,B,C) = \sum m(0,4,5,7) = AC + B'C'$$

		A	
C	B	0	1
	B	1	0

$$F'(A,B,C) = \sum m(1,2,3,6) = BC' + A'C$$

Miniotázka: Nakreslete odpovídající Booleovské krychle

SPS

40

Miniotázka: Minimalizujte mapu detektoru prvočísel

$$F(w,x,y,z) = \Sigma(1,2,3,5,7,11,13)$$

		w			
		00	01	11	10
y	z	00	01	11	10
	00				
	01	1	1	1	
	11	1	1		1
	10	1			

m_0	m_4	m_{12}	m_8
m_1	m_5	m_{13}	m_9
m_3	m_7	m_{15}	m_{11}
m_2	m_6	m_{14}	m_{10}

SPS


41

Karnaughova mapa: 4-proměnné

$$F(A,B,C,D) = \Sigma m(0,2,3,5,6,7,8,10,11,14,15)$$

$$F = C + A'BD + B'D'$$

		A			
		1	0	0	1
C	D	1	0	0	1
	0	1	0	0	0
	1	1	1	1	1
	1	1	1	1	1




Hledáme minimální množinu,
která pokryje funkci

SPS



42

Může existovat více řešení


$$F(w,x,y,z) = \Sigma(0,2,3,5,7,8,9,10,11,13,15)$$




$$x'z' + xz + wx' + yz$$



$$x'z' + xz + wz + yz$$



$$x'z' + xz + wz + x'y$$




$$x'z' + xz + wx' + yz$$

SPS

43

Multi-Valued Logic

- MVL (Multi-Valued Logic) – binární logika obohacená o informaci o stavu signálu, jako odpojení (vysoká impedance), neurčitost, apod.



don't care

tj. hodnota není nespecifikována při návrhu, neboť pro zamýšlené použití logického obvodu je bezvýznamné, zda bude 1 nebo 0

SPS

44

Example: binary coded decimal increment by 1

- BCD digits encode decimal digits 0 – 9 in bit patterns 0000 – 1001

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	-	-	-	-
1	0	1	1	-	-	-	-
1	1	0	0	-	-	-	-
1	1	0	1	-	-	-	-
1	1	1	0	-	-	-	-
1	1	1	1	-	-	-	-

off-set of W

on-set of W

don't care (DC) set of W

these inputs patterns should never be encountered in practice
- "don't care" about associated output values, can be exploited in minimization

SPS

45

Karnaugh Maps and Multivalue Logic: 0, 1, x

■ $f(A,B,C,D) = \sum m(1,3,5,7,9) + d(6,12,13)$

□ $f = A'D + B'C'D$

without don't cares

□ $f = A'D + C'D$

with don't cares

				A
	0	0	X	0
	1	1	X	1
C	1	1	0	0
	0	X	0	0
				B

by using don't care as a "1"
a 2-cube can be formed
rather than a 1-cube to cover
this node

don't cares can be treated as
1s or 0s
depending on which is more
advantageous

SPS

46

Opakování: Disjunktivní normální forma 1/2

- známa také jako

- Sum-of-Products = S-o-P
- mintermy

			F = 001 011 101 110 111				
			$A'B'C + A'BC + AB'C + ABC' + ABC$				
A	B	C	F	F'			
0	0	0	0	1			
0	0	1	1	0			
0	1	0	0	1			
0	1	1	1	0			
1	0	0	0	1			
1	0	1	1	0			
1	1	0	1	0			
1	1	1	1	0			

$F' = A'B'C' + A'BC' + AB'C'$

SPS

47

Disjunktivní normální forma 2/2

A	B	C	minterms
0	0	0	$A'B'C'$ m0
0	0	1	$A'B'C$ m1
0	1	0	$A'BC'$ m2
0	1	1	$A'BC$ m3
1	0	0	$AB'C'$ m4
1	0	1	$AB'C$ m5
1	1	0	ABC' m6
1	1	1	ABC m7

zkratka pro mintermy
3 proměnných

F v kanonickém tvaru:

$$\begin{aligned}
 F(A, B, C) &= \Sigma m(1, 3, 5, 6, 7) \\
 &= m1 + m3 + m5 + m6 + m7 \\
 &= A'B'C + A'BC + AB'C + ABC' + ABC
 \end{aligned}$$

Kanonická forma \neq minimalní formy

$$\begin{aligned}
 F(A, B, C) &= A'B'C + A'BC + AB'C + ABC + ABC' \\
 &= (A'B' + A'B + AB' + AB)C + ABC' \\
 &= ((A' + A)(B' + B))C + ABC' \\
 &= C + ABC' \\
 &= ABC' + C \\
 &= AB + C
 \end{aligned}$$

SPS

48

Konjunktivní normální forma 1/2

- známa také jako

■ **Products-of-Sum = P-o-S**

■ **maxtermy**

A	B	C	F	F'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

$$F = \begin{matrix} 000 & 010 & 100 \\ F = (A+B+C) & (A+B'+C) & (A'+B+C) \end{matrix}$$

$$F' = (A+B+C') (A+B'+C') (A'+B+C') (A'+B'+C) (A'+B'+C')$$

SPS



49

Konjunktivní normální forma 2/2

A	B	C	maxterms
0	0	0	A+B+C M0
0	0	1	A+B+C' M1
0	1	0	A+B'+C M2
0	1	1	A+B'+C' M3
1	0	0	A'+B+C M4
1	0	1	A'+B+C' M5
1	1	0	A'+B'+C M6
1	1	1	A'+B'+C' M7

zkratky pro maxtermy
3 proměnných

F v kanonickém tvaru:

$$\begin{aligned} F(A, B, C) &= \prod M(0, 2, 4) \\ &= M0 \cdot M2 \cdot M4 \\ &= (A+B+C) (A+B'+C) (A'+B+C) \end{aligned}$$

kanonický tvar \neq minimalní tvar


$$\begin{aligned} F(A, B, C) &= (A+B+C) (A+B'+C) (A'+B+C) \\ &= (A+B+C) (A+B'+C) \\ &\quad (A+B+C) (A'+B+C) \\ &= (A+C) (B+C) \end{aligned}$$

SPS



50


4 různé implementace funkce $F = A.B + C$



SPS

51

Karnaugh maps: don't cares



$$F_{\text{left}}(x) = \bar{c}.d + b.\bar{c} + a.c + \bar{a}.d \quad F_{\text{right}}(x) = \bar{c}.d + b.\bar{c} + a.d + \bar{a}.d$$

$$F_{\text{zeros}}(x) = (a + \bar{c} + d)(\bar{a} + b + \bar{d})$$

$$F_{\text{left}}(x) = F_{\text{right}}(x) = F_{\text{zeros}}(x); [\forall x; F_n(x) = 0 \vee 1]$$

SPS

52

S-o-P, P-o-S a de Morganův teorém

- Sum-of-products
 - $F = A'B'C' + A'BC' + AB'C'$
- Aplikujeme de Morganův teorém
 - $(F)' = (A'B'C' + A'BC' + AB'C')'$
 - $F = (A + B + C)(A + B' + C)(A' + B + C)$
- Product-of-sums
 - $F = (A + B + C')(A + B' + C')(A' + B + C')(A' + B' + C)(A' + B' + C')$
- Aplikujeme de Morganův teorém
 - $(F)' = ((A + B + C')(A + B' + C')(A' + B + C')(A' + B' + C)(A' + B' + C'))'$
 - $F = A'B'C + A'BC + AB'C + ABC' + ABC$

SPS

53

Example 3-5 using kmap12

Truth Table

A	B	C	D	
0	0	0	0	✓
0	0	0	1	✓
0	0	1	0	✓
0	0	1	1	✓
0	1	0	0	✓
0	1	0	1	✓
0	1	1	0	✓
0	1	1	1	✓
1	0	0	0	✓
1	0	0	1	✓
1	0	1	0	✓
1	0	1	1	✓
1	1	0	0	✓
1	1	0	1	✓
1	1	1	0	✓
1	1	1	1	✓

Karnaugh Map

Equation Output

/A+/BD+/B/C

symbol names

$$\begin{aligned} A &= y \\ B &= z \\ C &= w \\ D &= x \end{aligned}$$


This map is transpose of way Mano does it.

$$F = y' + w'z' + xz'$$

SPS

54

Higher Dimensional K-maps





SPS

55

Gate Logic: Two-Level Simplification

5-Variable K-maps



$$f(A,B,C,D,E) = \sum m(2,5,7,8,10,13,15,17,19,21,23,24,29,31)$$

$$= CE + AB'E + BC'D'E' + A'C'D'E'$$

SPS

56

Karnaugh maps 8 variables

