


Struktury počítačových systémů

Přednáší: Richard Šusta

10. listopadu 2011 verze 1.0



ČVUT-FEL v Praze – kód předmětu A0B35SPS

Answers


to 4bit register questions...

Primary program

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
  begin
    if clock = '1' and clock'event then
      q4 <= data;
    end if;
  end process;
end reg4_arch;

```



*4bit synchronous register
samples data inputs on
rising edge of clock and
stores them in q4 outputs.*

SPS

3


Primary program without clock-'if'

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
  begin
    -- if clock = '1' and clock'event then
      q4 <= data;
    -- end if;
  end process;
end reg4_arch;

```

*We obtain only direct
connection of inputs to
outputs after removing
'if'-clock statement.*




SPS

4

Inside and outside clock-if

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : out std_logic_vector(3 downto 0));
end reg4;
```

```
architecture reg4_arch of reg4 is
begin process(clock)
  begin
    if clock = '1' and clock'event then
      q4(1 downto 0) <= data(1 downto 0);
    end if;
    q4(3 downto 2) <= data(3 downto 2);
  end process;
end reg4_arch;
```




SPS

5

Primary program +additional negative output

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : out std_logic_vector(3 downto 0);
        q4n : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
  begin
    if clock = '1' and clock'event then
      q4 <= data;
      q4n <= not data;
    end if;
  end process;
end reg4_arch;
```

Concurrent assignments <= inside 'if'-clock statement of the process are compiled to registered signals.



SPS


6

Primary program +additional negative output

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : buffer std_logic_vector(3 downto 0);
        q4n : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
begin
  if clock = '1' and clock'event then
    q4 <= data;
    q4n <= not q4;
  end if;
end process;
end reg4_arch;
  
```

Concurrent assignments <= inside 'if'-clock statement of the process are compiled to registered signals. Buffer type of output signal allows reading.



SPS


7

Primary program +negative output

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : buffer std_logic_vector(3 downto 0);
        q4n : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
begin
  if clock = '1' and clock'event then
    q4 <= data;
  end if;
  q4n <= not q4;
end process;
end reg4_arch;
  
```

Concurrent assignments <= outside of 'if'-clock statement of the process are compiled by combinational logic.



SPS


8

We return to primary program

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
begin
  if clock = '1' and clock'event then
    q4 <= data;
  end if;
end process;
end reg4_arch;

```



SPS

9


Adding synchronous load (sload)

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
  port (clock, sload : in std_logic;
        data : in std_logic_vector(3 downto 0);
        q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
begin
  if clock = '1' and clock'event then
    if sload = '1' then q4 <= data;
    end if;
  end if;
end process;
end reg4_arch;

```

Synchronous load (sload) must be tested inside 'if'-clock statement and it is not in sensitivity list because it effects outputs only synchronously with the clock.



SPS

10


2 synchronous inputs – clear and load

```

port (clock, sload, sclrn : in std_logic;
*****
begin process(clock)
begin if clock = '1' and clock'event then
    if sload = '1' then q4 <= data;
    elsif sclrn = '0' then q4 <= "0000"; end if;
    end if;
end process;

```

Synchronous clear (sclrn) is the second in 'if' conditions, thus sload has priority over sclrn.



SPS

11


Priority synchronous clear

```

port (clock, sload, sclrn : in std_logic;
*****
begin process(clock)
begin if clock = '1' and clock'event then
    if sclrn = '0' then q4 <= "0000";
    elsif sload = '1' then q4 <= data; end if;
    end if;
end process;

```

Synchronous clear (sclrn) is now before sload in 'if', thus it has priority over sload



SPS


12

Adding asynchronous clear (aclrn)

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
port (clock, aclrn : in std_logic;
      data : in std_logic_vector(3 downto 0);
      q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock, aclrn)
begin
    if aclrn = '0' then q4 <= "0000";
    elsif clock = '1' and clock'event then
        q4 <= data;
    end if;
end if;
end process;
end reg4_arch;
    
```

Asynchronous clear (aclrn) must be tested before 'if'-clock statement and it should be in sensitivity list. All asynchronous inputs effect asynchronous inputs of internal flip-flops.



SPS


13

Asynchronous and synchronous inputs

```

port (clock, sload, sclrn, aclrn : in std_logic;
      *****
begin process(clock, aclrn)
begin if aclrn = '0' then q4 <= "0000";
    elsif clock = '1' and clock'event then
        if sclrn = '0' then q4 <= "0000";
        elsif sload = '1' then q4 <= data; end if;
    end if;
end process;
    
```

Asynchronous clear (aclrn) is before clock-'if' statement and in the sensitivity list



SPS

14


Adding asynchronous preset

```
port (clock, sload, sclrn, aclrn, apren : in std_logic;
```

```
*****
```

```
begin process(clock, aclrn, apren)
begin if apren = '0' then q4 <= "1111";
    elsif aclrn = '0' then q4 <= "0000";
    elsif clock = '1' and clock'event then
        if sclrn = '0' then q4 <= "0000";
        elsif sload = '1' then q4 <= data; end if;
    end if;
end process;
```

*Asynchronous
preset (apren) is
before aclrn
thus it has
priority over
aclrn*



SPS

15


Adding asynchronous preset

```
port (clock, sload, sclrn, aclrn, apren : in std_logic;
```

```
*****
```

```
begin process(clock, aclrn, apren)
begin if aclrn = '0' then q4 <= "0000";
    elsif apren = '0' then q4 <= "1111";
    elsif clock = '1' and clock'event then
        if sclrn = '0' then q4 <= "0000";
        elsif sload = '1' then q4 <= data; end if;
    end if;
end process;
```

*Asynchronous
clear (aclrn), is the
first in 'if' and it
has now priority
over apren*



SPS

16

Wrong asynchronous input

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
port (clock, aclrn : in std_logic;
      data : in std_logic_vector(3 downto 0);
      q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock, aclrn)
begin
    if clock = '1' and clock'event then
        q4 <= data;
    elsif aclrn = '0' then q4 <= "0000";
    end if;
end if;
end process;
end reg4_arch;

```

*Asynchronous clear (aclrn)
must be tested before
'if'-clock statement of the process*

*Error (10818): Can't infer register
for "q4[3..0]" at reg4.vhd(13)
because it does not hold its value
outside the clock edge
Error (10822): HDL error at
reg4.vhd(13): couldn't implement
registers for assignments on this
clock edge*

SPS

17

Wrong double clock dependency

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity reg4 is
port (clock : in std_logic;
      data : in std_logic_vector(3 downto 0);
      q4 : out std_logic_vector(3 downto 0));
end reg4;
architecture reg4_arch of reg4 is
begin process(clock)
begin
    if clock = '1' and clock'event then
        q4 <= data;
    elsif clock = '0' and clock'event then
        q4 <= data;
    end if;
end if;
end process;
end reg4_arch;

```

*Asynchronous clear (aclrn)
must be tested before 'if'-
clock statement of the process*

*Error (10819): Netlist error at
reg4.vhd(13): can't infer register for
q4[0] because it changes value on
both rising and falling edges of the
clock
Error (10822): HDL error at
reg4.vhd(13): couldn't implement
registers for assignments on this
clock edge*

SPS

18

Omluva



*Následující část dnešní
přednášky
bude česko-anglická*


** žel nemám
vše přeložené do angličtiny
pro zahraniční studenty,
ale ani vše v češtině*

** nicméně jsem upřednostňoval
češtinu, pokud byla volba.*


[Zdroj: [British Museum](#)]

SPS

Mealy and Moore Finite State Machines/Automata



Example: Debouncer (cz:odrušení vstupu)



Definice konečného automatu FSM – Finite State Machine

Uspořádaná šestice

$$M = \langle X, S, Z, \omega, \delta, s_0 \in S \rangle$$

- X - konečná množina všech vstupních vektorů
- Z - konečná množina všech výstupních vektorů
- S - konečná množina všech vnitřních stavů
- δ - přechodová funkce - zobrazení $\delta: X \times S \rightarrow S$
- ω - výstupní funkce - zobrazení ω :
 - $\omega: S \rightarrow Z$ (Moore)
 - $\omega: X \times S \rightarrow Z$ (Mealy)
- s_0 - počáteční stav $S_0 \in S$

- Konečný automat** - konečná množina vst., výst., a stavů
- Úplně určený automat** - zobrazení δ i ω def. pro každý $(X \times S)$
- Neúplně určený automat** - nedefinovaná některá zobrazení δ, ω
- Neiniciální automat** - určen pěticí, chybí S_0
- Deterministické automaty** - δ i ω popsány deterministicky, nemění se
- Stochastické automaty** - δ i ω jsou pravděpodobnostní výrazy
- Nedeterministické automaty** - δ i ω popsány nedeterministicky

Nedeterministické chování není náhodné

- **Deterministické:**
 $f(1) \rightarrow 1$ *vždy*
- **Náhodné:**
 $f(1) \rightarrow 1$ *v 50% případech,*
 $f(1) \rightarrow 2$ *v ostatních situacích*
- **Nedeterministické chování**
 $f(1) \rightarrow 1$ *nebo* $f(1) \rightarrow 2$,
ale nepovíme, kdy tomu tak bude.
- **Nedeterministické chování může vypadat**
deterministicky, náhodně, nebo i hůře




Example

from deterministic
to nondeterministic
automaton

Příklad: Synchronní kódový zámek

- Odemkne, pokud vstup začíná: 0011, jinak ne.
- Generuje výstup A (**Accepted**=přijato) ve stavu Q_5




Takový automat se někdy nazývá konečný akceptor, nebo rozpoznávací či klasifikační automat
(*Finite State Acceptor or Acceptor Finite State Machine*)




Příklad2: Synchronní kódový zámek

- Chceme nyní odemknout, pokud vstupní posloupnost začíná **00** a končí **11**



Příklad: Synchronní kódový zámek

NFA – Nondeterministic Finite Automat/Acceptor




DFA – Deterministic Finite Automat/Acceptor




NFA- animace 1/2

NFA – Nondeterministic Finite Automat/Acceptor



NFA – animace 2/2

NFA – Nondeterministic Finite Automat/Acceptor





Formy popisu chování automatu

Formy popisu chování automatu

1. Tabulka přechodů - 2 části - příští stav (δ), výstupy (ω)

sloupce - všechny vektory X - aktuální vstup x_i
řádky - všechny vnitřní stavy S - výchozí stav s_i
průsečík řádku a sloupce - následný stav s_k a souč. výstup z_m

S\X	x_1	x_i	x_n
s_1			
s_j		$s_k = \delta(x_i, s_j)$	
s_p			

δ

	x_1	x_i	x_n
		$z_m = \omega(x_i, s_j)$	

ω

MEALY
p.n -výst.v.

S\X	x_1	x_i	x_n
s_1			
s_j		$s_k = \delta(x_i, s_j)$	
s_p			

δ

Z
$z_j = \omega(s_j)$

ω

MOORE
p -výst.v.

z tab. lze zjistit : **stabilní stav** $s_j = \delta(x_i, s_j)$ - označují se kroužkem
nestabilní stav $s_k = \delta(x_i, s_j)$ $s_k \neq s_j$

SPS
32

Graf přechodů

2. popis chování automatu orient. grafem (nahrazuje tab.přechodů)



uzly - vnitřní stavy - označení s_i

orientované hrany - možné přechody - označení $x_i / \omega (x_i, s_j)$

MEALY - automat ve stavu s_i má na vstupu vektor x_i , vysílá vektor z_m a přejde do stavu s_k

MOORE - automat ve stavu s_j (stab.stav) vysílá vektor z_j a po příchodu x_i přejde do stavu s_k .

Př.:



SPS

33


Matice přechodů

3. - při velkém počtu stavů – přehlednost, při p – stavech matice $p \times p$

řádky - výchozí stav

sloupce - následný stav

průsečík - podmínky přechodu - x



M_s - matice přechodů (prvek - vektor x)

M_z - matice výstupů (prvek - vektor z)

M_x - matice vstupů (1/0 - způsobí přech.)


Př.: matice přechodu a matice výstupů

$$M_s = \begin{matrix} & \begin{matrix} x_1 & x_2 \end{matrix} \\ \begin{matrix} 00 \\ 10 \\ 11 \\ 00 \end{matrix} & \begin{bmatrix} 10 & -- & -- \\ 10 & 11 & -- \\ -- & -- & 11 & 10 \\ 00 & -- & -- & 10 \end{bmatrix} \end{matrix}$$

$$M_z = \begin{matrix} & \begin{matrix} z_1 & z_2 \end{matrix} \\ \begin{matrix} 00 \\ 10 \\ 11 \\ 00 \end{matrix} & \begin{bmatrix} 00 & -- & -- \\ -- & 00 & 01 & 01 \\ -- & -- & 01 & 01 \\ 00 & -- & -- & 11 \end{bmatrix} \end{matrix}$$

SPS

34



State Encoding Problem

- State Encoding Can Have a Big Influence on Optimality of the FSM Implementation
 - No methods other than checking all possible encodings are known to produce optimal circuit
 - Feasible for small circuits only
- Using Enumerated Types for States in VHDL Leaves Encoding Problem for Synthesis Tool

Types of State Encodings (1)

- Binary (Sequential) – States Encoded as Consecutive Binary Numbers
 - Small number of used flip-flops
 - Potentially complex transition functions leading to slow implementations
- One-Hot – Only One Bit Is Active
 - Number of used flip-flops as big as number of states
 - Simple and fast transition functions
 - Preferable coding technique in FPGAs

SPS

37

Types of State Encodings (2)


State	Binary Code	One-Hot Code
S0	000	10000000
S1	001	01000000
S2	010	00100000
S3	011	00010000
S4	100	00001000
S5	101	00000100
S6	110	00000010
S7	111	00000001

SPS

38

State Encoding

- **Minimum-bit change:** assigns codes to states so that the total number of bit changes for all state transitions is minimized.



39 ➡

SPS

39

Encoding of states by constants

```
constant s0 : integer := 0;  
constant s12 : integer := 1;  
constant s3 : integer := 2;  
signal state : integer range 2 downto 0;
```

```
...  
case state is  
  when s0 =>  
    if A='1' then output <= '1';  
    else output <= '0';  
    end if;  
  -- when s12 => -- case must contain all cases!!!  
  when others => output <= '0';  
end case;
```

SPS

40

Encoding of states

Encoding by subtype

```
SUBTYPE state_type is STD_LOGIC_VECTOR(1 DOWNTO 0);  
CONSTANT s0      : state_type := "01" ;  
CONSTANT s1      : state_type := "11" ;
```

Encoding by enum

```
type state_type is (s0, s1);
```

+defined enum values


```
signal state : state_type;
```

Examples




Ukázka návrhu automatu

Signál A nešel do 1 později než signál B



Návrh začínáme vždy podrobnou analýzou zadání. Jaké možné varianty připouští slovní formulace? Co zadavatel vlastně požaduje? Které možné průběhy mohou nastat?

Asynchronous/Synchronous Automaton/FSM – finite state machine



Univerziální postup syntézy

V praktické syntéze vycházíme z koncepce MOORE automatu a v průběhu syntézy je možná úprava na MEALY automat.

1. Ze zadání časový diagram základní sekvence
2. Tabulka přechodů, graf přechodů
3. Minimalizace množiny vnitřních stavů
4. Volba vnitřního kódu
5. Mapy vnitřní fce (δ zobr.) a výstupní fce (ω zobr.)

SPS

45

4 základní přechody


					x2		z
					x1		
0	0	1	-	2			0
1	1	2	4	-			0
2	-	2	3	4			1
3	-	-	3	-			0
4	1	4	2	0			1

1. Stablní stav

$$d(x_i, s_j) = s_j$$




2. Jednoduchý přechod




3. Cyklus

- přes nestabilní mezistavy



4. Oscilace

(není fundament. režim)



Řád fundamentálního


automatu - počet nestab.

stavů v průběhu nejdelšího
přechodu

SPS

46

Metastability in FSM




[image source: <http://www.asic-world.com/>]

SPS

47

Clocks




In a system design, clocks may be generated by external chips

- The idea assumption is that the clock edge are synchronized at each device
- A digital clock signal is ideally a 50% duty cycle square wave
- A “**clock domain**” is comprised of the a set of signals that are referenced to the same idea clock signal.




Propagation Delay

- Propagation delay – time after edge when output is available



[John Brickner, FPGA Technologis, QuickLogic 2005]

Flip-Flop Timing



- **Setup time (t_s)**– D must be stable before clock edge
- **Hold time (t_h)**– D must be stable after clock edge

[John Brickner, FPGA Technologis, QuickLogic 2005]

Setup and Hold Times Dependency

Setup and hold times mainly **depend on**

- *technology of flip-flops*
- *routing of signals, i.e. delays on wires*
clock distributions to flip-flops
- *combinational logic*

Setup and hold times **do not depend on**

- *frequency*




Metastability: when bad things happen to good synchronizers

Q: What happens when t_{su} / t_h constraints violated?

A: It depends, but there are three scenarios


1. Circuit correctly records new D value
1. Circuit retains old D value for an extra cycle
3. **Metastability** - “stuck” between legal 0 and 1 until it “resolves”



[John A. Nestor: VLSI Design]

Metastability - “Ball on the Hill” Analogy

- Sides of hill = stable states
- Top of hill = metastable state
- Any small “push” (e.g., noise) will move the ball off the hill and into a stable state




[John A. Nestor: VLSI Design]

SPS

53

Metastability

- Two stable states
 - $V_{o1}=L, V_{o2}=H$
 - $V_{o1}=H, V_{o2}=L$
- One metastable state
 - $V_{o1} = V_{o2}$
- Ugly characteristic: unbounded recovery time t_r






Graphic source: J. Rabaey, *Digital Integrated Circuits*,
© Prentice-Hall, 1996

SPS

54

Metastability

- Limits I/O clock rates
- New designers must be informed



[John Brickner, FPGA Technologis, QuickLogic 2005]


Metastability - Bad News / Good News

- Bad news
 - Metastability is unavoidable
 - Recovery time is theoretically unbounded
- Good news
 - Can empirically measure recovery times
 - Can use statistics from recovery times to make failure probability arbitrarily small


[John A. Nestor: VLSI Design]

Example: Metastability Caused by Adding Circuit

OK




Metastable due to hold time violation




External Circuit

Delay - wires + logic



Metastability Caused by Clock Skew



- Flip-flop2 clock signal is accidentally ahead of flip-flop 0 clock signal in FPGA circuit.
- Hold time violation occurs at flip-flop 0 data input for the edge that depends on flip-flop 2 output.
- Flip-flop 0 metastability can result in wrong final state of flip-flop 0 output.
- Divider can accidentally divided by 4 instead of 5.



Quartus Compiler Report

PS/quartus/delic_metastabilita/delicka - delicka - [Compilation Report - Clock H

Assignments Processing Tools Window Help

delicka

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Sett

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

Summary

Settings

Clock Settings Summary

Parallel Compilation

Clock Setup: 'CLOCK_50'

Clock Hold: 'CLOCK_50'

to

Messages

Clock Hold: 'CLOCK_50'		
	Minimum Slack	From
1	1.138 ns	nedelic100:inst7:delic2:instinst3
2	0.391 ns	conter4digits:inst3(Counter4Up7Seginst2(Counter4Up:instCntrlcnt[2]
3	0.391 ns	conter4digits:inst3(Counter4Up7Seginst2(Counter4Up:instCntrlcnt[3]
4	0.391 ns	conter4digits:inst3(Counter4Up7Seginst2(Counter4Up:instCntrlcnt[1]
5	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[0]
6	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[3]
7	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[2]
8	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[1]
9	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[0]
10	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[2]
11	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[3]
12	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[1]
13	0.391 ns	nedelic100:inst7:delic2:instinst2
14	0.391 ns	nedelic100:inst7:delic2:instinst1
15	0.391 ns	nedelic100:inst7:delic2:instinst4
16	0.391 ns	FreqDivByEven:inst113q2
17	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[0]
18	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[3]
19	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[2]
20	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[1]
21	0.391 ns	conter4digits:inst3(Counter4Up7Seginst1(Counter4Up:instCntrlcnt[0]
22	0.391 ns	conter4digits:inst3(Counter4Up7Seginst2(Counter4Up:instCntrlcnt[2]


Removing Metastability

Removing metastability means removing setup and hold time violations in circuit. Many methods can be tested, e.g.


1. Rearranging circuits
 2. Increasing delay by adding LCELL
 3. Synchronizers
 4. Negative/Positive edges phases
 5. Redesigning circuit
- and others.....

1. Rearranging Circuit


Metastable




Hold time violation was removed, no metastability




2. Increasing Delay by LCELLs



3. Synchronizer



Synchronizers isolate metastable signals
and datapaths



[illegible]

5. Redesigning circuit

```
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all;
entity div5_10_cntr is
    port(CLK : in std_logic;
          q5 : out std_logic);
end entity;
architecture behav of div5_cntr is
begin
    process (CLK)
        variable cnt : integer range 0 to 4:=0;
    begin
        if (CLK'event and CLK='1') then
            if cnt>3 then cnt:=0; q5<='1';
            else cnt := cnt + 1; q5<='0';
            end if;
        end if;
    end process;
end behav;
```



THE TEN COMMANDMENTS FOR SUCCESSFUL DESIGN

1. ALL STATE MACHINE OUTPUTS SHALL ALWAYS BE REGISTERED
2. THOU SHALT USE REGISTERS, NEVER LATCHES
3. THY STATE MACHINE INPUTS, INCLUDING RESETS, SHALL BE SYNCHRONOUS
4. BEWARE FAST PATHS LEST THEY BITE THINE ANKLES
5. MINIMIZE SKEW OF THINE CLOCKS
6. CROSS CLOCK DOMAINS WITH THE GREATEST OF CAUTION. SYNCHRONIZE THY SIGNALS!
7. HAVE NO DEAD STATES IN THY STATE MACHINES
8. HAVE NO LOGIC WITH UNBROKEN ASYNCHRONOUS FEEDBACK LEST THE FLEAS OF MYRIAD TEST ENGINEERS INFEST THEE
9. ALL DECODE LOGIC MUST BE CRAFTED CAREFULLY – ESCHEW ASYNCHRONICITY
10. TRUST NOT THY SIMULATOR – IT MAY BEGUILLE THEE WHEN THY DESIGN IS JUNK


Peter Chambers, Peter's Provocative Pontifications, 97

Old English

	Subjective	Objective	Possessive	to be - Present tense	to have - Present tense
1st Pers.	I	me	my/mine	I am	I have
2nd Pers.	thou	thee	thy/thine	thou art	thou hast
3rd Pers.	he/she/it	him/her/it	his/her/its	he/she/it is	he/she/it hath
1st Pers. Pl	we	us	our	we are	we have
2nd Pers. Pl	ye/you[2]	you	your	ye are	ye have
3rd Pers. Pl.	they	them	their	they are	they have

Synchronizer Review


- Key idea: make sure inputs don't change at a "bad time" in sequential circuits



[John A. Nestor: VLSI Design]

Adding Synchronizers

- Add a D Flip-Flop on each asynchronous input
- Synchronize each input only once
- Don't use dynamic flip-flops (we'll discuss why)
- Q: What happens when set up & hold time violated?




[John A. Nestor: VLSI Design]

SPS

71

Measuring Metastability Characteristics

- Intentionally cause metastability many times
- Measure recovery for each occurrence
- Fit recovery times to exponential function



[John A. Nestor: VLSI Design]

SPS

72

Designing with Metastability

- A synchronizer design at a given clock period provides a fixed amount of resolution time t_r
- Definition: a **synchronization failure** occurs when actual recovery time $t_{r\text{-actual}} > t_r$
- For a given flip-flop, the mean time between failure (**MTBF**) is given by the formula

$$\text{MTBF}(t_r) = \frac{e^{(t_r / \tau)}}{T_o \times f_{\text{clk}} \times a}$$

f_{clk} - System clock freq.
 a - asynchronous input rate of change.
 τ - empirically derived constant
 T_o - empirically derived constant
 t_r - time **available** for resolution

[John A. Nestor: VLSI Design]


SPS

73

Determining Resolution Time t_r

- Must leave time for system to respond properly after resolution

$$t_r = t_{\text{clk}} - t_{\text{su}} - t_{\text{prop}}$$



[John A. Nestor: VLSI Design]

SPS

74


Resolution Time Example

■ Suppose that

- $f_{\text{clk}} = 100\text{MHz}$ ($t_{\text{clk}} = 10\text{ns}$)
- $a = 1\text{MHz}$
- $t_{\text{prop}} = 6.7\text{ns}$
- $t_{\text{su}} = 1\text{ns}$

■ Calculate t_r :

- $t_r = t_{\text{clk}} - t_{\text{su}} - t_{\text{prop}}$
- $t_r = 10\text{ns} - 6.7\text{ns} - 1\text{ns}$
 $= 2.3\text{ns}$



[John A. Nestor: VLSI Design]

SPS

75

MTBF Calculation Example

■ “Typical” values for a 0.25 μm ASIC library flip-flop

- $\tau = 0.31\text{ns}$
- $T_o = 9.6\text{as}$ “a” = 10^{-18}
- $t_r = 2.3\text{ns}$

■ MTBF = **20.1 days** - unacceptable!

$$\text{MTBF}(t_r) = \frac{e^{(t_r/\tau)}}{T_o \times f_{\text{clk}} \times a}$$

[John A. Nestor: VLSI Design]

SPS

76

What happens if we halve f_{clk} ?

■ Suppose that

- $f_{\text{clk}} = 50\text{MHz}$ ($t_{\text{clk}} = 20\text{ns}$)
- $a = 1\text{MHz}$
- $t_{\text{prop}} = 6.7\text{ns}$
- $t_{\text{su}} = 1\text{ns}$

- ### ■ Calculate t_r and MTBF:
- $$\text{MTBF}(t_r) = \frac{e^{(t_r/\tau)}}{T_o \times f_{\text{clk}} \times a}$$
- $t_r = t_{\text{clk}} - t_{\text{su}} - t_{\text{prop}}$
 - $t_r = 20\text{ns} - 6.7\text{ns} - 1\text{ns}$
 $= 12.3\text{ns}$
 - $\text{MTBF} = 5.7 \times 10^{28} \text{ seconds} = 1.8 \times 10^{21} \text{ years}$

[John A. Nestor: VLSI Design]

SPS


77

Alternative: Dual-Stage Synchronizer

■ Increased value for t_r :

$$t_r = t_{\text{clk}} - t_{\text{su}} - t_{\text{pr}}$$

$$t_r = 10\text{ns} - 1\text{ns} = 9\text{ns}$$



[John A. Nestor: VLSI Design]

SPS

78

Dual-Stage MTBF Calculation

- “Typical” values for a 0.25μm ASIC library flip-flop

- $\tau = 0.31\text{ns}$

- $T_o = 9.6\text{as}$ “a” = 10^{-18}

- $t_r = 9\text{ns}$

- MTBF = ?

$$\text{MTBF}(t_r) = \frac{e^{(t_r/\tau)}}{T_o \times f_{\text{clk}} \times a}$$

[John A. Nestor: VLSI Design]


SPS

79

How can we look inside
FPGA?

by SignalTAP Logic Analyzer

Logic Analyzer - How it works




■ Trigger Options

- ☐ Pre Trigger
- ☐ Center Trigger
- ☐ Post Trigger


Signal TAP - How it Works

■ Signal Tap “Wastes” FPGA Logic



Activating STP in Web Edition

- Options -> Internet Connectivity -> TalkBack Options




See: http://www.altera.com/support/kdb/solutions/rd06202008_168.html

Signal TAP Usage

- Create .STP File
 - ☐ Assign Sample Clock
 - ☐ Specify Sample Depth
 - ☐ Assign Signals to STP File
 - ☐ Specify Triggering
 - ☐ Setup JTAG
- Save .STP File & Compile with Design
- Program Device
- Acquire Data

Results of SignalTap



Dodatek

- jak si nastavit NIOS...